Project 20-1-1-2187

CNN Acceleration and Simulation on an FPGA

Chaim Gruda 312562721

Shay Tsabar 208723627

Instructor: Yoni Seifert

Tel Aviv University

Faculty of Engineering

**Abstract**

In recent years image analyzing and recognition has become a vital feature in ever more applications, ranging from autonomous vehicles, security, healthcare and more. Convolution neural networks (CNN) algorithms are widely used in many such applications since its high accuracy for image recognition. However, with the high accuracy come high computation time and power consumption. The need to include such image recognition capabilities in embedded systems with tight real-time and power constraints, lead the design for hardware accelerators for CNNs. Such accelerators may be implemented on an FPGA, GPU, or ASIC.

In this project we explored the potential of FPGA-based CNN acceleration, by implementing and simulating the CNN operation on hardware, and comparing it to software-based implementation of the same CNN, on different processors.

The CNN accelerator was synthesized using High Level Synthesis (HLS). The FPGA platform used is the Zynq-7000 SoC based ZedBoard. the processors platforms tested in comparison with the CNN accelerator are the ARM Cortex A9 embedded in Zynq-7000 SoC, and an Intel i7-7500 on a laptop-PC. The CNN was trained using Python Keras AI library, and the MNIST dataset.

Diagram

Description automatically generated with medium confidence

Figure : Project Idea ilustration

**Contents**

[1 Background 4](#_Toc74423032)

[1.1 Neural Networks 4](#_Toc74423033)

[1.2 Convolutional Neural Networks 5](#_Toc74423034)

[1.3 CNN Acceleration 7](#_Toc74423035)

[1.4 Field-Programmable Gate Arrays 7](#_Toc74423036)

[2 Design 9](#_Toc74423037)

[2.1 ZedBoard FPGA 9](#_Toc74423038)

[2.2 Sliding Window 9](#_Toc74423039)

[2.3 Fixed Point Calculations 10](#_Toc74423040)

[2.4 High Level Synthesis 11](#_Toc74423041)

[3 Implementation 12](#_Toc74423042)

[3.1 CNN Model 12](#_Toc74423043)

[3.2 Process 13](#_Toc74423044)

[3.3 Utilization 15](#_Toc74423045)

[3.4 Software 16](#_Toc74423046)

[4 Results 17](#_Toc74423047)

[4.1 Simulation 17](#_Toc74423048)

[4.2 Time comparison 17](#_Toc74423049)

[4.3 Precision comparison 17](#_Toc74423050)

[4.4 Power comparison 18](#_Toc74423051)

[5 Discussion 18](#_Toc74423052)

[5.1 Conclusions 18](#_Toc74423053)

[5.2 Future work 18](#_Toc74423054)

[6 References 18](#_Toc74423055)

## **1 Background**

### **1.1 Neural Networks**

Neural networks are a family of computation architectures inspired by the biological nervous system. That system consists of a large amount[[1]](#footnote-1) of neurons, which are electrically excitable cells, that are connected to each other in junctions named synapses[[2]](#footnote-2), forming a massive network. Each neuron receives input signals and produces output signals which branch out and connect to the other neurons. The synapses connecting the neurons influence the transfer of information from one neuron to the other by amplifying, attenuating, or inhibiting the signals transfer. Together, the billions of simple neurons form an incredibly complex interacting network which enables all the brain activity.

The basic building block of an Artificial Neural Network (ANN) is the artificial neuron. The artificial neuron receives several input signals from other neurons. These input signals are multiplied with weights to simulate the synaptic interaction. The weighed input signals are summed, biased, and fed into a non-linear activation function, which produces the neuron’s output signal. A neural network is formed by interconnecting many artificial neurons. Usually, the neurons are grouped into layers, and connections are only allowed between neurons of adjacent layers. Such layered connections are called Fully Connected layers.

When neural networks are employed for image-related tasks, their input usually consists of pixel data. Even for images with modest resolutions, the input consists of large amounts of elements (especially when dealing with multiple channel images, such as RGB). Large input data results in a need with amounts of neurons and connections that are a challenge for computing systems, and place a burden on the efficiency, both in time and in power, of analyzing images effectively in such neural networks.

### **1.2 Convolutional Neural Networks**

Convolutional Neural Networks (CNNs) are a special class of neural networks, suited for operation on 2D input data such as images. The idea behind the CNN is the locality of information in images, which means that important information in images  
can be captured from local neighborhood relations. Strong contrasts indicate edges, aligned edges result in lines, combined lines can result in circles and contours, circles can outline a wheel and multiple nearby wheels can point to the presence of a car. This locality of information in images is exploited in convolutional neural networks by adding new layers before the fully connected layers, namely convolutional layers, and pooling layers.

The purpose of convolutional layers (CONV) and pooling layers (POOL) is to reduce the spatial data of 2D images into smaller data sets, that contain the most distilled data from within the image. After that process is done, the refined data can be passed through fully connected layers (FC), which will now be much smaller and tailored for the purified information. A CNN may have multiple CONV and POOL layers.

* **Convolutional layer** – This layer preforms the mathematical 2D convolution. This operation is described by Eq. (1):

|  |  |
| --- | --- |
|  | (1) |

The operation basically slides filter of size , where each pixel in the filter has its own weight , over the 2D image, and computing the sum of the product of all overlapping pixels. The filter is also known as a kernel, and the convolution output is called a feature map. The operation is described in **Figure 1**.




Figure : 2D convolution illustration

* **Pooling layer** – This layer reduces the spatial area of the given input, usually being the output of a convolutional layer. This is done by selecting the max value or calculating the average value from a 2D section. These are called Max-Pool and Avg-Pool, respectively. Max polling can be visualized in **Figure 2**.




Figure : Max pooling illustration

* **Fully Connected layer** – The operation of FC layer can be expressed by Eq. (2). Input features are fully connected to an output feature vector by weights (). The and are the lengths of the input and output feature vector and the number of weights is . is the corresponding bias term of the th output feature vector. FC layers usually turn the input feature maps into a feature vector.

|  |  |  |
| --- | --- | --- |
|  |  | (2) |

* **Activation Layer –** This layer introduces non-linearity to the CONV and FC outputs. The non-linearity increases the power of deepening the network. The most common activation functions used in CNNs are the Rectified Linear Unit (ReLU) function expressed in Eq. (3) and seen in **Figure 3**, and the SoftMax function expressed in Eq (4) and seen in **Figure 4.**

|  |  |  |  |
| --- | --- | --- | --- |
| (3) |  | (4) |  |
| Shape  Description automatically generated  Figure : ReLU function | | Chart  Description automatically generated  Figure : SoftMax function | |

### **1.3 CNN Acceleration**

As CNNs achieve very high accuracy in image understanding and classification, they get embedded in more applications, some of which require tight real-time constraints. This leads to the need to accelerate the CNN calculations.

Most of the computations done in the CNN is in the convolutional layers, around 85-90%[[3]](#footnote-3). Since all layers: CONV, POOL and FC, basically deal with matrices, the software implementation of those layers consists of nested loops. This means all computations are done serially, and thus the time the network operates on a given output may be very long.

To reduce the computation time, and thus to accelerate the CNN performance, the different layers can be implemented in hardware. Since hardware can perform computations in parallel, this basically allows to expand the software loops so that a CONV single operation can be done in a single clock cycle.

Potential hardware platforms that can be used for accelerating the CNN are DSPs, GPUs, ASICs, and FPGAs. The advantages for using an FPGA are discussed in the following section.

### **1.4 Field-Programmable Gate Arrays**

Field-Programmable Gate Arrays (FPGAs) are semiconductor devices consisting of a 2D array of configurable logic blocks which are connected via programmable interconnects. The interconnect can be thought of as a network of wire bundles running vertically and horizontally between the logic slices, with switchboxes at each intersection. Modern high-end FPGA generations feature hundreds of thousands of configurable logic blocks, and additionally include an abundance of hardened functional units which enable fast and efficient implementations of common functions. The logic blocks, the fixed-function units as well as the interconnect are programmed electronically by writing a configuration bitstream into the device. The configuration is typically held in SRAM memory, and the FPGAs can be reprogrammed many times.

The advantage of FPGA-based systems over traditional processor-based systems including GPUs, is the availability of freely programmable general-purpose logic blocks. These can be arranged into specialized accelerators for very specific tasks, resulting in improved processing speed, higher throughput, and power savings. This advantage comes at the price of reduced agility and increased complexity during the development, where the designer needs to carefully consider the available hardware resources and the efficient mapping of his algorithm onto the FPGA architecture. Further, some algorithmic problems do not map well onto the rigid block structures found on FPGAs. Compared to ASIC (Application-Specific Integrated Circuits) implementations, the FPGA advantages are re-programmability, that allows fast prototyping and short development cycles.

## **2 Design**

### **2.1 ZedBoard FPGA**

The FPGA platform used for this project is the Xilinx Zynq-7000 SoC based ZedBoard, seen in **Figure 6**. The Zynq-7000 contains two sub-systems:

1. Processing System (PS) – an ARM Cortex A9 CPU.
2. Programmable Logic (PL) – Artix-7 FPGA with 6.6 million logic cells.

The two subsystems are utilized and work together in the CNN implementation. The PL containing the CNN acceleration cores, and the PS running the cores drivers – initializing and configuring the CNN, feeding it data, and receiving the results. The communication between the systems is by AXI interface. Both systems also have access to the DDR3 memory using an AXI-DMA core controlled by the PS.

|  |  |
| --- | --- |
| A picture containing text, electronics, circuit  Description automatically generated  Figure : ZedBoard | Diagram  Description automatically generated  Figure : Zynq-7000 SoC |

### **2.2 Sliding Window**

Since the input data is held in PS memory as an ordered array, when preforming CONV or POOL operations on the data, out of order pixels need to be extracted and operated on. Preforming the extraction in software is quite simple since the array is stored in RAM. In HW this is more complex, and thus there are 2 possible solutions. The simple one is to utilize the SW to extract the needed data per operation and feed it to the HW to calculate. However, this means data pixels are passed from SW to HW multiple times, causing a bottle neck that may reduce the acceleration affect.

The more advanced way to perform the operation, is to have a sliding window mechanism implemented in HW. That way the ordered array can be passed in an ordered stream to HW, and HW will know what pixels to operate on at any given cycle. The sliding window concept is show in **Figure 8** and the neighborhood extraction logic is shown in **Figure 9**.

Chart

Description automatically generated with low confidenceDiagram

Description automatically generated

Figure : pixel ruse Figure : neighborhood extraction

The main advantage of the sliding window mechanism is that each pixel is passed to HW only one singe time. Another advantage is that the CONV and POOL layers can start preforming the operation on the full image, even as soon as the first needed data pixels arrive and pass their results to the next layers, which in their turn can start calculating even while prior layers are still calculating. This increases the acceleration and allows high data throughput in the CNN.

### **2.3 Fixed Point Calculations**

To simplify HW implementation, data in HW is represented in fixed point format. Out of 32 bits of word length, 10 bits are used to represent the fraction (formal notation: Q32.10). This gives a resolution of . The downside of using fixed point is the loss of accuracy in calculations, which may lead to less accuracy of the accelerated network.

### **2.4 High Level Synthesis**

High level synthesis (HLS) is a design process in which a high-level description of a design is compiled into RTL implementation that meets specified constraints. The design is written in C and C++,rather than RTL cycle by cycle specification. The higher languages allow the use of more advanced language features like loops and arrays. User specified constraints help HLS construct the desired architecture. These constraints include memory architecture that specify how multi-dimensional arrays are mapped to memories, Interface constraint that specify what protocols, ports, and handshake logic to create at each input and output.

The output of HLS includes the RTLimplementation that contains the data path, control logic, interfaces to I/O and memories. HLS also outputs a report on performance bottlenecks and hardware costs of the design. Benefits of designing at a high level of abstraction:

* Allows focus on designing core functionality, not implementation details.
* Easily explore different architectures and evaluate algorithmic changes.
* Easily retarget for different hardware constraints or performance from the same input description.

## **3 Implementation**

### **3.1 CNN Model**

The implemented CNN model was chosen arbitrarily and consists of the following layers:

|  |  |  |  |
| --- | --- | --- | --- |
| Layer name | Operation | Input size | Output size |
| Conv0 | 3x3 convolution + ReLU activation | 54x54 | 52x52 |
| Pool0 | 2x2 max pooling | 52x52 | 26x26 |
| Conv1 | 3x3 convolution + ReLU activation | 26x26 | 24x24 |
| Pool1 | 2x2 max pooling | 24x24 | 12x12 |
| Fc0 | Fully connected + ReLU activation | 144 | 50 |
| Fc1 | Fully connected + SoftMax activation | 50 | 10 |

The model is illustrated in **Figure 10**, with a simulated input from the MNIST dataset. See more about that in the simulation section (4.1):




Figure : implemented CNN model

### **3.2 Process**

The Following block diagram describes the systems operation. Control path is marked in black arrows, and data path is in red. The input to the system is through a UART port that is directed to a terminal, and through an SD card reader that’s part of the ZedBoard. output of the CNN is received through the UART connection into the terminal.

Diagram

Description automatically generated

Figure : system block diagram

The PS is responsible of handling control commands, configuring the CNN cores, reading data from the SD card, and transferring it to the CNN core by programming the DMA or by direct writes to the BRAM.

After the CNN cores are configured with the kernels and weights read from the SD card, the DMA is programmed to transfer an image from the SD card into the first CNN layer, and the CNN cores are activated.

As soon as the neighborhood-extraction buffers are filled, the CONV operation starts, and the results are streamed to the next layers, which also start operating as soon as their buffers are full. The last layer streams the data back to the PS using the DMA which is programmed by the PS to get read the fetch the data back to the PS memory.

The Vivado block design is shown in **Figure 12**. The Zynq Processing system, DMA engine and CNN cores are marked.

Diagram

Description automatically generated

CNN Core

DMA Engine

Processing System

Figure : system block design

The CNN core block is shown in **Figure 13**:

Graphical user interface, application

Description automatically generated

Figure : CNN core block design

Each of the layers consists of BRAM memory to hold kernels and weights. The CONV and POOL layers each consists of a sliding window mechanism and then a calculation unit to preform the convolution or pooling. The CONV blocks support 3x3 convolutions and can be configured to apply ReLU activation on the output. The POOL layers support 2x2 max or average pooling.

The FC blocks consist of large BRAM to hold the weights matrices, as well as computation unit and a ReLU activation possibility. Since there are limits on the available resources in the FPGA, especially limited amount of DSP48 cells that perform addition and multiplication, the FC blocks can calculate the output in a few stages dispensing on the input vector length.

The blocks are generated using tcl scripts that automate the HLS code generation. this allows creating CONV and POOL blocks of different input and kernel sizes in simple and fast way. These scripts accelerate the creation of different CNN models, as each model has specific input and operation dimensions.

The implemented design is shown in **Figure 14.** the implemented design is the mapping of the synthesized design to the available logic resources onboard the Zynq-7000 SoC.


A picture containing schematic

Description automatically generated

Figure : implemented design

### **3.3 Utilization**

The utilization of the Zynq-7000 SoC resources is given in the following tables generated by Vivado. The most used resource is the DSP48 logic cell, which performs the addition and multiplication operations of the CNN.

Timeline

Description automatically generated

### **3.4 Software**

The software for this project consists of several modules which can be compiled for either the FPGA processing system bare-metal (i.e., no operating system) platform, as well as any Linux based operating system PC.

Beyond including a software implementation of the CNN, when running on the ZedBoard the software acts as the drivers for controlling and configuring the hardware cores, as well as handling input and output for the system.

When running on the FPGA the code is linked with the FatFS free file system module, which configures the SD card as a FAT file system and allows I/O operations on the data stored on it (the CNN kernels and weights and the input images).

Diagram

Description automatically generated

Figure : software block diagram

## **4 Results**

### **4.1 Simulation**

To test the advantage of the implemented CNN accelerator, a simulation for the system was performed. The CNN was trained on the MNIST data set, which contains 60,000 labeled images of handwritten digits from 0 to 9. Out of these images, 50,000 are used to train the model, and 10,000 are used to test it.


The CNN model was compiled in python using the Keras library and was trained with the data set to achieve an accuracy of 96.08%. To be able to use the MNIST data set for the software and hardware implementations, a python script extracted the images into csv files, that can be easily parsed using C code.

The labeled csv files were loaded into an SD card. Using the ZedBoard integrated SD card reader and the FatFS free module, the SD was accessed from within the processing system.

After loading each csv file, it was passed once to the hardware accelerator, and once to the software CNN module, and time till the CNN output a result was measured, as well as other statistics, such as was the image classified correctly, and at what certainty was the classification done.

All the statistics were accumulated over 10,000 test images, and averages were calculated and evaluated.

### **4.2 Time comparison**



### **4.3 Precision comparison**

Table

Description automatically generated

### **4.4 Power comparison**

Table

Description automatically generated

## **5 Discussion**

### **5.1 Conclusions**

### **5.2 Future work**

## **6 References**

1. For example: a mouse brain has approx. 70 million neurons, human brain approx. 100 billion neurons [↑](#footnote-ref-1)
2. Mouse: approx. 1 trillion synapses, human: approx. 125 trillion synapses [↑](#footnote-ref-2)
3. [Science Direct – Convolutional Neural Networks](https://www.sciencedirect.com/topics/engineering/convolutional-neural-networks) [↑](#footnote-ref-3)