ECE 3544: Digital Design I Project 3 (Part B): Design and Synthesis of a Synchronous Finite State Machine

Student Name:	Colin Grundey
Honor Code Pledge	I have neither given nor received unauthorized assistance on this assignment.
Grading: The desig	gn project will be graded on a 100 point basis, as shown below:
Manner of Presenta	tion (30 points)
Comp	eleted cover sheet included with report (5 points)
•	nization: Clear, concise presentation of content; Use of appropriate, well-organized ons (15 points)
Mech	anics: Spelling and grammar (10 points)
Technical Merit (70	points)
	ral discussion: Did you describe the objectives in your own words? Did you discuss your conclusions and the lessons you learned from the assignment? (5 points)
	machines: Does your state diagram for the buttonpressed module correctly represent havior? Did you address the questions on structuring state machines in Verilog? (10 s)
modu	ementation discussion: Did you address the question of how the buttonpressed le should be used appropriately? Did you discuss the approach you took to modifying the eer logic? (10 points)
	ng discussion: What was your approach to formulating your test benches? How did you the correctness of the modules you designed? (5 points)
Supp	orting figures: Waveforms showing correct operation of the top-level module. (10 points)
	orting files: Do the modules pass any tests applied by the grading staff? Modules that do onform to the requirements of the project specification will receive no credit. (10 points)
Valid	ation of the final design on the DE1-SOC board (20 points)
Proje	ect Grade

ECE 3544: Digital Design I Project 3B Validation Sheet					
GTA Validation Instructions:					
Program the FPGA on the DE1 KEY1 to reset the design. Reco			•	lly completed, pr	ess and release
					Press KEY1
Set SW[6:0] to 1000000. (The seven-segment displays.	switches are 0 wh	en they are down	.) Press and relea	se KEY0. Record	the values of the
	:0] = 1000000	Press KEY0			
If the value does not match the	last four digits of t	the student's Stude	ent ID Number, st	op the validation.	
DO NOT RESET THE DESIGN. Se	et SW[6:4] to 010.	Choose a non-zer	o value for SW[3:	0]. Record the val	ue.
					SW[3:0] value
Press and release KEY0 five tin	nes. After each rel	ease, record the v	value of the seven	-segment display	S.
SW[6:4] = 010	1st Press	2 nd Press	3 rd Press	4 th Press	5 th Press
Reset the design using KEY1. Se	et SW[6:4] to 011.	Choose a new no	n-zero value for S	W[3:0]. Record th	e value.
					SW[3:0] value
Press and release KEY0 five tin	nes. After each rel	ease, record the v	value of the seven	-segment display	
SW[6:4] = 011	1st Press	2 nd Press	3rd Press	4th Press	5 th Press
DO NOT RESET THE DESIGN. Solue of the seven-segment dis	= =). Press and relea	se KEY0 five time	es. After each rel	ease, record the
SW[6:4] = 000	1st Press	2nd Press	3 rd Press	4 th Press	5 th Press
DO NOT RESET THE DESIGN. S value of the seven-segment dis		l. Press and relea	se KEY0 five time	es. After each rel	ease, record the
SW[6:4] = 001	1st Press	2nd Press	3 rd Press	4th Press	5 th Press
	T., L1622	Z 11622	2 LIG22	4 L1622	J L1622


GTA Signature

Date and Time of Validation

GTA Printed Name


Objective:

Project 3B describes a synchronous finite state machine to be implemented and run on the DE1 board. Inputs for the state machine include the switches and push buttons. The switches represent various control signals and binary value inputs while the push buttons control the enable and reset for the state machine. Having the enable controlled by a button press allows the state to be easily see on the hex displays so the value does not display . This state machine controls whether or not the next output will be a result of a shift register function or a counter function. There is also a mode to display the last four digits of my PID. A system diagram below shows the design fully. The objective is to gain experience in designing, simulating, and testing on the DE1 a synchronous FSM.



Design:

The button-pressed and seven-segment display driver modules already were implemented so the focus of this project was the 16-bit FSM module. This state machine operates on the positive edge of the clock signal or the negative edge of the reset signal. I designed a series of if statements that represent the function described in the spec. The enable is the output of the button-pressed module because it allows the signal to go high when the button is pressed and released. The reset however does not use this module because a reset should occur instantaneously on the negative edge of the signal as the always block defines. A diagram of the button-pressed module is shown below.




Implementation:

First, I check to see if the reset signal is low, which means the "reset button" has been pressed and that the state should be reset to 0. If that statement is not executed, then my next if-statement in the always block ensures a high enable signal because that is when the functions of the FSM operate. The logic for the counter and shift register modes are implemented using ternary operators for simplicity. As the specification states, the counter either increments or decrements by the input value and the shift register shifts in either direction once.

Testing:

For testing my design, I wrote a test-bench file and simulated it in ModelSim with a generated clock signal for the synchronous elements. I used the validation procedure as a starting point and added my own scenarios to prove proper functionality. After debugging my simulations, programming the board was the next step. I assigned pins on my DE1 and programmed my board to test with switches, push buttons, and hex displays. Everything worked as intended and I ran through the validation procedure to double check and ensure successful output for a variety of inputs. The first waveform below shows proper output of a simulated version of the validation sheet while the second waveform shows my custom tests.



Conclusion:

In conclusion, I have learned about the design process for a synchronous finite state machine. I was also able to practice creating a state machine diagram from a Verilog model. Additionally, I improved my simulation techniques and was able to produce good results when testing my model. Using state machine design principles, ModelSim simulation tools, and the DE1 board allowed me to experience a more full and hands-on process in this project.