Computer-Aided VLSI System Design Final Report

Group 62 R10945006 温皆循 R10945017 賴致安

Outline

- 1 架構設計
 - 1.1 題目敘述
 - 1.2 演算法
 - 1.3 硬體架構
- 2 優化設計
 - 2.1 時間及面積
 - 2.2 功率


3 結果及討論

- 3.1 MATLAB 演算法驗證
- 3.2 Timing & area report
- 3.3 Route
- 3.4 Violation
- 3.5 Critical path
- 3.6 Post-area

1 架構設計


1.1 題目敘述

這次題目是實作 Polar-decoder,目標是希望能將編碼(Polar encode)後的訊號解碼成原始訊號。整體編碼的過程如下:



首先根據原始訊號長度(K)、編碼長度(N)以及各通道的信賴度(Reliability),將原始訊號插入在信賴度較高的 K 個通道中,其餘則插入 0 也稱為 Frozen channel。

爾後乘上一個 G matrix (Generator matrix),再取二的餘數(mod 2),即可完成基本的 Channel encode。乘上 G matrix 是代表各通道的加總結果。如下圖所示:可將其視為一矩陣相乘結果。



隨後進行 BPSK 的相位偏移,可以根據我們調整的 SNR 以及高斯雜訊標準差的比值來產生不同的 E_N ,代表我們在傳送 1 bit 時所需的能量。如下圖所示: 最後為避免出現的結果振福相差過大,我們會取 \log ,稱為 LLR Generation,

$$x_{j} = \begin{cases} -\sqrt{\frac{2\mathrm{RE_{b}}}{\mathrm{N_{0}}}} = -\sqrt{RE_{b}} = -\sqrt{E_{N}} &, b_{j} = 0\\ \sqrt{\frac{2\mathrm{RE_{b}}}{\mathrm{N_{0}}}} = \sqrt{RE_{b}} = \sqrt{E_{N}} &, b_{j} = 1 \end{cases}$$

是使用簡化後的方式,如下圖所示:

$$LR(y_{j}) = \frac{f(y \mid 0)}{f(y \mid 1)} = \frac{\exp\left(-\frac{1}{N_{0}}\left(y - \left(-\sqrt{\frac{2RE_{b}}{N_{0}}}\right)\right)^{2}\right)}{\exp\left(-\frac{1}{N_{0}}\left(y - \left(\sqrt{\frac{2RE_{b}}{N_{0}}}\right)\right)^{2}\right)} = \exp\left(-\frac{1}{N_{0}}\left(4y\sqrt{\frac{2RE_{b}}{N_{0}}}\right)\right) = \exp(-2y\sqrt{RE_{b}})$$


$$LLR(y_i) = \ln(\exp(-2y\sqrt{RE_b})) = -2y\sqrt{RE_b} = -2y\sqrt{E_N}$$

因此,這些 LLR 就是我們編碼後的結果,要依靠我們設計出的 polar decoder 來將其正確的解碼出來。

1.2 演算法

我們使用最簡單的 SC decoder 來完成這次的 final project。 演算法設計如下:


- 將所有 channel 初始化為 0
- 根據 N、K、channel index 及 Reliability 來決定是否為 frozen
- 藉由觀察 channel 的 bit 來知道做 f 或 g 的順序及次數
- 由上往下直到解出該 channel,並繼續解下一個
- 若該 channel 為 frozen,則跳過解下一個
- 直到所有 channel 解出則停止



Decoder 演算法流程

1.3 硬體架構

整體架構圖如下:




Decoder 硬體架構圖

細節說明:

LLR Generator


讀到 LLR 資訊後,將之排列為 12 bits, 512 words 的形式,由上自下分別為 LLR0~LLR511,方便後續進行解碼。



LLR generator

Frozen Detector


會根據目前要解的 channel (從零開始)、Reliability、N 以及 K,來判斷此通 道是否為 frozen,若是,則將零輸入進 U memory;反之則送入 decoder 進行解碼。



Frozen detector

• U Memory

目的是將所有 u 值依照解碼的程度進行安排,會將最新算出的 u 根據 channel 放入最底層,同時往上更新所有 u 值,連接方式是根據位置決定為直接連接或是兩兩做 XOR,這樣再後續若需要進行 g function 的運算,可以直接取得相對應的 u 值。




U memory

• SC Decoder

我們採用一個 cycle 只解一個 f 或 g ,因此若 N 為 512 ,則第一次需要做 256 次的 f 或 g ,可藉由 channel 的 bit 數來判斷,做完相對應的次數,就繼續向下解剩餘的 $128 \times 64 \times 32.....$ 直到最後一個 u 被解出,並將之輸入 U memory 最底層。

且為避免在進行 f 及 g 運算時會有 overflow 的問題, 我們將要運算的資料以 20 signed bit 儲存,應該足以應對 worst-case 的情形 (累加最多次的 g,且每次都 overflow)。



SC decoder

Answer

若該 channel 非 frozen,我們會進行 decoder,並將結果放入 answer 中 (位置由 0 到 K),不足 140 bits 則會在前面補零,最後根據目前解第幾個 packet 輸出答案。

2 優化處理

2.1 時間及面積

在時間的優化上面,原本我們打算一次算完全部的f或g,就是把SC decoder 的部分展開做256次,在RTL模擬上面時間確實有大幅下降,但在後續合成的部分,可能因為電路有許多重複的模塊,導致整體面積過大,合成了15個小時也和不出結果。

後來我們決定一次只做一個f或g,因此之前需要重複的部分只需一個即可,這樣一來整體面積有大幅下降,但換來的是運算時間的增加,因此在 area、time 的 trade-off上,我們決定犧牲運算時間換取較小的面積,方便後續合成及 APR 的進行。

差異表格如下:(但前版本沒跑完合成故以大概面積比較,時間以BASE 比較)

	256 times/ cycle	1 times/cycle		
Time (ns)	389400	5722780		
Area (um²)	~17000000	1145353		
合成時間	>15 hrs	< 1hr		

2.2 功率

原本想加入 clock-gating 來降低功耗,但會有難以處理的 timing 問題,因此我們決定不使用 clock-gating。

3 結果及討論

3.1 MATLAB 演算法驗證

隨機產生 10000 筆數據,總共的 BER 約為 0.0016,因此我們認為此編碼及 解碼的演算法準確率符合標準,進而使用來產生 full pattern 以及解碼器 Verilog 的撰寫。

3.2 Timing & area report

合成完後整體面積大約在 1145352um²,且在 critical path 的地方也有符合 slack 小於零。


10.00 10.00 9.90 9.90 r 9.59 9.59

0.00


```
Operating Conditions: slow Library: slow
Wire Load Model Mode: top
Report : area
Design : polar_decoder
Version: R-2020.09-SP5
Date : Mon Dec 19 22:03:02 2022
                                                                                                      Information: Updating design information... (UID
Warning: Design 'polar_decoder' contains 1 high-
Library(s) Used:
                                                                                                clock clk (rise edge)
clock network delay (ideal)
clock uncertainty
LLR_tmp_reg[193][9]/CK (DFFRXI)
library setup time
data required time
       slow (File: /home/raid7_2/course/cvsd/CBDK_I)
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
Number of references:
                                                                         79599
72585
55274
17283
                                                                                                 slack (MET)
                                                                          14006
                                                      556793.034860
115508.070199
588559.862581
0.000000
10896582.085968
                                                                                                                                           Time report
Combinational area:
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
Net Interconnect area:
                                                       1145352.897441
12041934.983409
Total cell area:
Total area:
```

Area report

3.3 Route



Clock tree



Route result

3.4 Violation

可由以下報告看出在 APR 階段皆未有任何 violation

```
VERIFY DRC ..... Sub-Area: 60 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {728.960 1275.680 911.200 1437.460} 61 of 64
VERIFY DRC .... Sub-Area: 61 complete 0 Viols.
VERIFY DRC .... Sub-Area: {911.200 1275.680 1093.440 1437.460} 62 of 64
VERIFY DRC .... Sub-Area: 62 complete 0 Viols.
VERIFY DRC .... Sub-Area: {1093.440 1275.680 1275.680 1437.460} 63 of 64
VERIFY DRC .... Sub-Area: 63 complete 0 Viols.
VERIFY DRC .... Sub-Area: 63 complete 0 Viols.
VERIFY DRC .... Sub-Area: 64 complete 0 Viols.
VERIFY DRC .... Sub-Area: 64 complete 0 Viols.
VERIFY DRC .... Sub-Area: 64 complete 0 Viols.

Verification Complete: 0 Viols.

*** End Verify DRC (CPU: 0:00:47.2 ELAPSED TIME: 48.00 MEM: 2.0M) ***
```

DRC

```
******* Start: VERIFY CONNECTIVITY *******
Start Time: Tue Dec 20 07:59:37 2022

Design Name: polar_decoder
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1441.6400, 1437.4600)

Error Limit = 1000; Warning Limit = 50
Check all nets

**** 07:59:41 **** Processed 5000 nets.

**** 07:59:41 **** Processed 10000 nets.

**** 07:59:42 **** Processed 15000 nets.

**** 07:59:42 **** Processed 20000 nets.

**** 07:59:43 **** Processed 25000 nets.

**** 07:59:43 **** Processed 35000 nets.

**** 07:59:43 **** Processed 30000 nets.

**** 07:59:44 **** Processed 40000 nets.

**** 07:59:44 **** Processed 45000 nets.

**** 07:59:44 **** Processed 50000 nets.

**** 07:59:45 **** Processed 60000 nets.

**** 07:59:46 **** Processed 65000 nets.

**** 07:59:47 **** Processed 70000 nets.

**** 07:59:47 **** Processed 70000 nets.

Begin Summary

Found no problems or warnings.
End Summary

End Time: Tue Dec 20 07:59:51 2022

Time Elapsed: 0:00:14.0
```

LVS

```
****** START VERIFY ANTENNA ******
Report File: polar_decoder.antenna.rpt
LEF Macro File: polar_decoder.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
25000 nets processed: 0 violations
30000 nets processed: 0 violations
35000 nets processed: 0 violations
40000 nets processed: 0 violations
45000 nets processed: 0 violations
50000 nets processed: 0 violations
55000 nets processed: 0 violations
50000 nets processed: 0 violations
65000 nets processed: O violations
70000 nets processed: 0 violations
Verification Complete: 0 Violations
****** DONE VERIFY ANTENNA *******
CPU Time: 0:00:16.0 MEM: 0.000M)
```

up views inclu _func_mode_max								
Setup mode	·+·	all	+ reg	2reg	in2reg	reg2out	in2out	default
WNS (ns): TNS (ns): Violating Paths: All Paths:		0.294 0.000 0 34715	0.000 0.000		6.303 0.000 0 23452	7.700 0.000 0 158	N/A N/A N/A N/A	0.000 0.000 0 0
DRVs +	†	Real			†	Tota	i †	
	Nr.	nets(terms)		Worst Vio		Nr nets(terms)		
max_cap max_tran max_fanout max length		0 (0) 0 (0) 0 (0) 0 (0)		0.000 0.000 0		0 (0) 0 (0) 0 (0) 0 (0)		

Setup timing report

```
timeDesign Summary
Hold views included:
  av_func_mode_max
         Hold mode
                                                    reg2reg
                                                                    in2reg
                                                                                    reg2out
                                                                                                    in2out
                                                                                                                    default
        WNS (ns):
TNS (ns):
Violating Paths:
All Paths:
                                     1.371
0.000
0
34715
                                                      1.371
0.000
                                                                      1.396
0.000
                                                                                     2.542
0.000
                                                                                                       N/A
N/A
N/A
N/A
                                                                                                                     0.000
                                                                      0
23452
                                                                                       0
158
                                                      17283
                                                                                                                         0
Density: 63.291%
```

Hold timing report

3.5 Critical path

Setup: 0.294 (reg2reg)

```
# Generated by: Cadence Innovus 17.11-s080_1
# OS: Linux x86_64(Host ID cad33)
  Generated on:
                  Tue Dec 20 07:51:47 2022
# Design:
# Command:
              polar_decoder
                  timeDesign -postRoute -pathReports -dryReports -slackReports -numPaths 50 -prefix polar
Path 1: MET Setup Check with Pin LLR_tmp_reg_199__19_/CK
Endpoint: LLR_tmp_reg_199__19_/D (^) checked with leading edge of 'clk'
Beginpoint: j_reg_5_/Q
                             (v) triggered by leading edge of 'clk
Path Groups: {reg2reg}
 Analysis View: av_func_mode_max
Other End Arrival Time
                           0.858
 Setup
 + Phase Shift
+ CPPR Adjustment
                       10.000
                          0.000
  Required Time
                         10.599
                      10.305
 Arrival Time
  Slack Time
                        0.294
                               0.000
   Clock Rise Edge
   + Drive Adjustment
                                0.059
    + Source Insertion Delay
   = Beginpoint Arrival Time
                                 -0.853
```

```
add_0_root_add_2343_ni/U1_1_2/A | v | N103706
add_0_root_add_2343_ni/U1_1_2/CO | v | add_0_ro
add_0_root_add_2343_ni/U1_1_3/R0 | v | add_0_root_add_0_root_add_2343_ni/U1_1_3/CO | v | add_0_root_add_2343_ni/U1_1_4/B | v | add_0_root_add_2343_ni/U1_1_4/CO | v | add_0_root_add_2343_ni/U1_1_4/CO | v | add_0_root_add_2343_ni/U1_1_4/CO | v | add_0_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_20_root_add_2
                                                                                                                                                           | 0.215 | 6.408 | 6.702 |
                                                                                                                                                                                                                                                                                                                                                                                      6.408
                                                                                                                                                                                                                                                                                                                                                                                                                          6.702 |
                                                                                                                                                                                                                                                                                                                                                                                      6.599 | 6.893 |
6.599 | 6.893 |
                                                                                                                                                                                                                                                                                                                                                                                       6.753 | 7.047
   add_0_root_add_2343_ni/U1_1_5/B |
                                                                                                                                                              | add 0 root add 2343 ni/carry[5] | ADDHX4
                                                                                                                                                                                                                                                                                                                                                 1 0.000 1
                                                                                                                                                                                                                                                                                                                                                                                      6.753 |
                                                                                                                                                                                                                                                                                                                                                                                                                         7.047
| add 0_root_add_2343_n/U1_1_5/6 |
| add 0_root_add_2343_n/U1_1_5/CO |
| add 0_root_add_2343_n/U1_1_6/B |
| add 0_root_add_2343_n/U1_1_6/CO |
| add 0_root_add_2343_n/U1_1_7/CO |
| add 0_root_add_2343_n/U1_1_7/CO |
| add 0_root_add_2343_n/U1_1_7/CO |
| add 0_root_add_2343_n/U1_1_8/CO |
| add 0_root_add_2343_n/U1_1_8/CO |
| add 0_root_add_2343_n/U1_1_8/CO |
| add 0_root_add_2343_n/U1_1_8/CO |
| add 0_root_add_2343_n/U1_1_9/FO |
                                                                                                                                                             | add_0_root_add_2343_ni/carry[6] | ADDHX4
| add_0_root_add_2343_ni/carry[6] | ADDHX4
| add_0_root_add_2343_ni/carry[7] | ADDHX4
| add_0_root_add_2343_ni/carry[7] | ADDHX4
| add_0_root_add_2343_ni/carry[7] | ADDHX4
                                                                                                                                                                                                                                                                                                                                                    0.143
                                                                                                                                                                                                                                                                                                                                                                                         6.897
                                                                                                                                                                                                                                                                                                                                                                                                                            7.190
                                                                                                                                                                                                                                                                                                                                                                                     6.897 |
7.043 |
7.043 |
                                                                                                                                                                                                                                                                                                                                                                                                                          7.337 |
7.337 |
                                                                                                                                                                                                                                                                                                                                                 0.000
                                                                                                                                                                 | add_0_root_add_2343_ni/carry[8] | ADDHX4
add_0_root_add_2343_ni/carry[8] | ADDHX4
| add_0_root_add_2343_ni/carry[9] | ADDHX4
add_0_root_add_2343_ni/carry[9] | ADDHX4
                                                                                                                                                                                                                                                                                                                                                                                         7.188
                                                                                                                                                                                                                                                                                                                                                    0.144
                                                                                                                                                                                                                                                                                                                                                                                                                               7,482 |
                                                                                                                                                                                                                                                                                                                                                                                      7.188 |
7.328 |
7.328 |
                                                                                                                                                                                                                                                                                                                                                  0.000
   add 0 root add 2343 ni/U1 1 9/CO
                                                                                                                                                                   | add 0 root add 2343 ni/carry[10] | ADDHX4
                                                                                                                                                                                                                                                                                                                                                    0.141
                                                                                                                                                                                                                                                                                                                                                                                         7.469 |
7.469 |
                                                                                                                                                                                                                                                                                                                                                                                                                               7.763 |
 ado__root_ado_2343_n/yU1_1_9/CO |
add__0_root_add_2343_n/yU1_1_10/8 |
add_0_root_add_2343_n/yU1_1_10/CO |
add_0_root_add_2343_n/yU1_1_11/FC |
add_0_root_add_2343_n/yU1_1_11/CO |
add_0_root_add_2343_n/yU1_1_12/B |
                                                                                                                                                               | add_0_root_add_2343_ni/carry[10] | ADDHX4
| add_0_root_add_2343_ni/carry[11] | ADDHX4
| add_0_root_add_2343_ni/carry[11] | ADDHX4
| add_0_root_add_2343_ni/carry[12] | ADDHX4
                                                                                                                                                                                                                                                                                                                                                    1 0.000 1
                                                                                                                                                                                                                                                                                                                                                                                                                             7.763
                                                                                                                                                                                                                                                                                                                                                   | 0.000 | 7.469 |
| 0.143 | 7.612 |
| 0.000 | 7.612 |
| 0.146 | 7.758 |
                                                                                                                                                              | add_0_root_add_2343_ni/carry[12] | ADDHX4
| add_0_root_add_2343_ni/carry[13] | ADDHX4
| add_0_root_add_2343_ni/carry[13] | ADDHX4
| add_0_root_add_2343_ni/carry[14] | ADDHX4
| add_0_root_add_2343_ni/carry[14] | ADDHX4
                                                                                                                                                                                                                                                                                                                                                                                         7,759 |
                                                                                                                                                                                                                                                                                                                                                    0.000 |
                                                                                                                                                                                                                                                                                                                                                                                                                               8.053 I
  add_0_root_add_2343_ni/U1_1_12/CO |
add_0_root_add_2343_ni/U1_1_13/B |
add_0_root_add_2343_ni/U1_1_13/CO |
add_0_root_add_2343_ni/U1_1_14/B |
                                                                                                                                                                                                                                                                                                                                                         0.142
                                                                                                                                                                                                                                                                                                                                                                                            7,901
                                                                                                                                                                                                                                                                                                                                                       | 0.142 | 7.901 |
| 0.000 | 7.901 |
| 0.142 | 8.043 |
| 0.000 | 8.043 |
                                                                                              8.337
                                                                                                                                                                                                                                                                                                                                                   0.000
  add_0_root_add_2343_ni/U1__14/8 | v
add_0_root_add_2343_ni/U1__115/C0 | v
add_0_root_add_2343_ni/U1__15/C0 | v
add_0_root_add_2343_ni/U1__15/C0 | v
add_0_root_add_2343_ni/U1__16/C0 | v
  add_0_root_add_2343_ni/U1_1_17/B | v
add_0_root_add_2343_ni/U1_1_17/C0 | v
add_0_root_add_2343_ni/U1_1_18/B | v
add_0_root_add_2343_ni/U1_1_18/C0 | v
  | ^ | N10372
| v | n9303
| v | n9303
  U38067/A0N
                                                                                            | v | n989
  U38067/Y
 U38067/Y | V | Ins
FE_OFC485_n989/A | V
FE_OFC485_n989/Y | V
FE_OCPC2940_FE_OFN485_n989/A
FE_OCPC2940_FE_OFN485_n989/Y
  FE_OFC488_n989/A
FE_OFC488_n989/Y
U37952/B1
  U37952/Y
 LLR_tmp_reg_199__19_/D
```

```
Timing Path:
                                                            | Cell | Delay | Arrival | Required |
| | Time | Time |
                                                                      | -0.853 | -0.559 |
| CLKBUFX12 | 0.004 | -0.850 | -0.556 |
 CTS ccl BUF clk G0 L1 1/A
                                           | clk
| ^ | clk
| ^ | CTS_758
| ^ | CTS_758
| ^ | CTS_757
| ^ | CTS_757
| ^ | CTS_741
| ^ | CTS_741
| ^ | CTS_736
                             | ^ | CTS_736
| v | N1812
| v | N1812
| v | N57000
 U32634/B
 U32634/Y
 FE OEC2759 net627490/A
 FE_OFC2759_net627490/Y
 U81692/B0
U81692/Y
U81693/D
 U81693/Y
 FE_OFC2070_n63618/A
 FE_OFC2070_n63618/Y
 U45321/D
U45321/Y
U47120/A0
 U47120/Y
 FE OFC2078 N103420/A
 FE_OFC2078_N103420/Y
FE_DBTC101_N103420/A
FE_DBTC101_N103420/Y
U45791/B1
 U45322/A
U45322/Y
```

• Hold:1.371 (reg2reg)

```
# Generated by: Cadence Innovus 17.11-s08
# OS: Linux x86_64(Host ID cad33)
# Generated on: Tue Dec 20 07:55:07 2022
                                               Cadence Innovus 17.11-s080_1
                                     polar_decoder
 # Design:
 # Command:
                                                timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix polar_c
  Path 1: MET Hold Check with Pin P_reg_5_/CK
Endpoint: P_reg_5_/D (v) checked with leading edge of 'clk'
Beginpoint: P_reg_5_/QN (^) triggered by leading edge of 'clk'
 Path Groups: {reg2reg}
 Analysis View: av_func_mode_max
 Other End Arrival Time
                                                        -0.014
  + Hold
  + Phase Shift
  CPPR Adjustment
Required Time
                                                                     0.000
                                                                   -0.071
                                                              1.299
    Arrival Time
    Slack Time
                                                              1.371
        Clock Rise Edge
         + Drive Adjustment
         = Beginpoint Arrival Time
                                                                                        0.059
        Timing Path:
                                                              | Edge | Net | Cell | Delay | Arrival | Required |
                                                                                                                             | Time | Time |
                                                                                                            --+-----------
           CTS_ccl_BUF_clk_GO_L1_1/A | ^ | CTS_758 | CLKBUFX12 | 0.032 | 0.232 | -1.319 | CTS_ccl_BUF_clk_GO_L2_1/A | ^ | CTS_758 | CLKBUFX12 | 0.032 | 0.264 | -1.107 |
           CTS_ccd_BUF_clk_GO_L2_1/A | ^ | CTS_678 | CLKBUFX20 | 0.032 | 0.264 | -1.107 | CTS_ccd_BUF_clk_GO_L2_1/Y | ^ | CTS_678 | CLKBUFX20 | 0.187 | 0.451 | -0.920 | CTS_ccd_a_BUF_clk_GO_L3_7/A | ^ | CTS_678 | CLKBUFX20 | 0.1010 | 0.461 | -0.910 | CTS_ccd_a_BUF_clk_GO_L3_7/Y | ^ | CTS_677 | CLKBUFX20 | 0.184 | 0.645 | -0.726 | CTS_ccd_a_BUF_clk_GO_L4_88/A | ^ | CTS_677 | CLKBUFX16 | 0.010 | 0.655 | -0.716 | CTS_ccd_a_BUF_clk_GO_L4_88/Y | ^ | CTS_663 | CLKBUFX16 | 0.199 | 0.854 | -0.517 | CTS_ccd_a_BUF_clk_GO_L4_88/Y | ^ | CTS_663 | CLKBUFX16 | 0.199 | 0.854 | -0.517 | CTS_677 | CLKBUFX16 | 0.199 | 0.854 | -0.517 | CTS_678 | CT
                                                                                                                                                                                                0.655 | -0.716
                                                                        | ^ | CTS_663 | DFFRX1 | 0.002 | 0.855 |
| ^ | n10682 | DFFRX1 | 0.367 | 1.222 |
                                                                                                                                                                                                -0.515 I
            P reg 5 /QN
                                                                                                                                                                                               -0.149 |
            U76561/A0
                                                                            ^ | n10682 | OAI22XL
                                                                                                                                            | 0.000 | 1.222 | | | | |
                                                                  | v | n44644 | OAI22XL | 0.077 | 1.299 | -0.071 |
| v | n44644 | DFFRX1 | 0.000 | 1.299 | -0.071 |
            1176561/Y
            P_reg_5_/D
         Clock Rise Edge
                                                                                  0.000
         + Drive Adjustment
         + Source Insertion Delay
                                                                                       -0.912
        = Beginpoint Arrival Time
                                                                                       -0.853
```

3.6 Post-area