Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 6, 14:00

Student ID: R10945006 Student Name: 温皆循


APR Results


1. Fill in the blanks below.

Design Stage	Description	Value
P&R	Number of DRC violations (ex: 0)	0
	(Verify -> Verify Geometry)	
	Number of LVS violations (ex: 0)	0
	(Verify -> Verify Connectivity)	
	Die Area (um²)	NA
	Core Area (um²)	591519.76
		μ m
Post-layout	Clock Period for Post-layout Simulation (ex. 10ns)	15 ns
Simulation		
Follow your design in HW3?		YES
(If not, write down the student ID of the designer)		

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result, and show the routing result in the layout (10%).





2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
VERIFY DRC ... Sub-Area: {579.360 193.120 386.240} 5 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 386.240} 7 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 386.240} 7 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 386.240} 8 of 16 VERIFY DRC ... Sub-Area: {10.000 193.120 193.120} 9 of 16 VERIFY DRC ... Sub-Area: {10.000 193.120 193.120} 9 of 16 VERIFY DRC ... Sub-Area: {10.000 386.240 193.120} 3 of 16 VERIFY DRC ... Sub-Area: {10.000 779.360 193.120} 3 of 16 VERIFY DRC ... Sub-Area: {20.000 193.120 193.120} 3 of 16 VERIFY DRC ... Sub-Area: {386.240 0.000 579.360 193.120} 3 of 16 VERIFY DRC ... Sub-Area: {379.360 0.000 772.340 193.120} 4 of 16 VERIFY DRC ... Sub-Area: {379.360 0.000 772.340 193.120} 4 of 16 VERIFY DRC ... Sub-Area: {40.000 193.120 193.120 386.240} 5 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 386.240} 5 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 386.240} 6 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 386.240} 7 of 16 VERIFY DRC ... Sub-Area: {386.240 193.120 579.360 386.240} 7 of 16 VERIFY DRC ... Sub-Area: {386.240 193.120 579.360 386.240} 7 of 16 VERIFY DRC ... Sub-Area: {386.240 193.120 579.360 386.240} 8 of 16 VERIFY DRC ... Sub-Area: {579.360 193.120 772.340 386.240} 8 of 16 VERIFY DRC ... Sub-Area: {579.360 193.120 772.340 386.240} 8 of 16 VERIFY DRC ... Sub-Area: {593.120 193.120 579.360} 9 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 579.360} 9 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 579.360} 9 of 16 VERIFY DRC ... Sub-Area: {193.120 193.120 579.360} 9 of 16 VERIFY DRC ... Sub-Area: {193.120 386.240 193.120 579.360} 9 of 16 VERIFY DRC ... Sub-Area: {193.120 386.240 193.120 579.360} 10 of 16 VERIFY DRC ... Sub-Area: {193.120 386.240 193.120 579.360} 10 of 16 VERIFY DRC ... Sub-Area: {193.120 386.240 193.120 579.360} 10 of 16 VERIFY DRC ... Sub-Area: {193.120 386.240 386.240 579.360} 12 of 16 VERIFY DRC ... Sub-Area: {193.120 386.240 386.240 579.360} 12 of 16 VERIFY DRC ... Sub-Area: {193.120 380 386.240 772.340 579.360} 12 of 16 VERIFY DRC ... Sub-Area: {193.12
```

```
innovus 9> VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY *******
Start Time: Wed Nov 30 11:50:23 2022

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (772.3400, 765.8800)

Error Limit = 1000; Warning Limit = 50
Check all nets

**** 11:50:23 **** Processed 5000 nets.

**** 11:50:23 **** Processed 10000 nets.


Begin Summary
Found no problems or warnings.
End Summary


End Time: Wed Nov 30 11:50:23 2022
Time Elapsed: 0:00:00.0

********* End: VERIFY CONNECTIVITY *******


Verification Complete: 0 Viols. 0 Wrngs.
 (CPU Time: 0:00:00.9 MEM: 24.000M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)






- 4. Show the critical path after post-route optimization. What is the path type? (5%) (The slack of the critical path should match the smallest slack in the timing report)
 - 4.1 Setup time: in2reg, 2.350



4.2 Hold time: reg2reg, 0.540



5. Attach the snapshot of GDS stream out messages. (10%)

```
rmation Processed for GDS version 5
Stream Out Layer Mapping Information:
GDS Layer Number GDS Layer N
                                              GDS Layer Name
                                                                                                                               25004
                                                                                   Instances
                                                            METAL1
                                                                                   Ports/Pins
metal layer METAL2
metal layer METAL3
       131
                                                            METAL1
      51
32
132
                                                            VIA12
METAL2
METAL2
                                                                                                                             137937
10363
65267
37810
17545
6270
670
12
                                                              VIA23
       33
133
                                                            METAL3
                                                            METAL3
                                                              VIA34
       34
                                                                                                                               83610
      134
54
35
                                                            METAL4
VIA45
                                                                                                                                643
499
24
16
23
81
                                                             METAL5
                                                            METAL5
VIA56
      135
55
36
                                                             METAL 6
                                                                                        Via Instances
                                                                                                                                3939
                                                            METAL6
VIA67
                                                            METAL7
METAL7
                                                                                       Via Instances
       137
                                                              VIA78
                                                            METAL8
METAL8
       138
131
                                                             METAL1
                                                                                        metal layer METAL2
metal layer METAL3
       132
                                                             METAL2
       133
134
                                                             METAL3
                                                             METAL4
       135
                                                             METAL5
                                                                                   Custom Text
       136
                                                             METAL6
                                                            MFTAL 7
                                                                                   Custom Box
                                                            METAL8
       138
                                                                                   Trim Metal
```

```
Merging with GDS libraries
Scanning GDS file gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file gds/sram_4096x8.gds to register cell name .....
Scanning GDS file gds/tpz013g3_v1.1.gds to register cell name .....
Merging GDS file gds/tsmc13gfsg_fram.gds .....

****** Merge file: gds/tsmc13gfsg_fram.gds has version number: 5.

****** Merge file: gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

****** unit scaling factor = 1 ******

Merging GDS file gds/sram_4096x8.gds .....

****** Merge file: gds/sram_4096x8.gds has version number: 5.

****** Merge file: gds/sram_4096x8.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

Merging GDS file gds/tpz013g3_v1.1.gds .....

******* Merge file: gds/tpz013g3_v1.1.gds has version number: 5.


******* Merge file: gds/tpz013g3_v1.1.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

######$Streamout is finished!
```

6. Attach the snapshot of the final area result. (5%)

7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

正方形的 floorplan, io 接口等距分布,由於我使用 4096x8 的 SRAM, 面積雖較大,但由於只有一顆,故選擇放在角落的部分,留給整體線路較完 整的範圍,若放在中間,可能會導致接線較長,需要繞較多次。