

MODULE 1: LOGIC DESIGN

COMBINATIONAL LOGIC DESIGN

Boolean Algebra

- Algebra refers to rules of a no. system
- Operations: $\wedge \vee \neg$

Axioms → truth of a system

1. Axiom 1 : Logical values

$$a=0 \text{ if } a \neq 1 \text{ and } a=1 \text{ if } a \neq 0$$

2. Axiom 2 : Definition of logical negation

$$\begin{aligned} &\text{if } a=0, \text{ then } a\text{-complement is } 1 \text{ and} \\ &\text{if } a=1, \text{ then } a' = 0 \end{aligned}$$

3. Axiom 3 : Definition of a logical product

$$a \cdot b = 1 \text{ if } a=b=1 \text{ and } a \cdot b = 0 \text{ otherwise}$$

4. Axiom 4 : Definition of a logical sum

$$a+b = 1 \text{ if } a=1 \text{ or } b=1 \text{ and } a+b = 0 \text{ otherwise.}$$

5. Axiom 5 : Logical precedence

NOT PRECEDES AND PRECEDES OR

e.g. $A' \cdot B + C$

1	0	A
0	1	B
0	0	C

Theorem

Boolean algebra accepts only two values.

Therefore input possibilities are bounded! So a theorem can be proved using bounded input code. This is known as proof by exhaustion

1. De-Morgan's theorem of Duality

An algebraic equality will remain through if all zeroes and ones are interchanged and all

AND and OR functions are interchanged.

- Taking the dual of a positive logic function will produce equivalent function using -ve logic if the original overall precedence is maintained.

Eg: original

$$A \cdot 0 = 0$$

$$\text{proof: } 0 \cdot 0 = 0$$

Dual

$$A + 1 = 1$$

$$0 + 1 = 1$$

$$0 \cdot 1 = 0$$

$$1 + 1 = 1$$


• Through the above process of proof by exhaustion we have proved that $A \cdot 0 = 0$ is a true statement

• We have proved through proof by exhaustion that $A + 1 = 1$ is a true statement and that the theory of duality is held.

Two reasons to use duality.

1. Doubles the impact of a theorem.
2. It can be used to convert b/w +ve and -ve logic.

Eg: original : $F = A \cdot B$




A	B	F
L	L	L
L	H	L
H	L	L
H	H	H

+ve logic $\Rightarrow F$ -ve logic $\Rightarrow F_D$

A	B	F	F _D
L	L	L	H
L	H	L	L
H	L	L	L
H	H	H	H

Dual : $F_D = A + B$



eg: 2) original : $(A \cdot B) + C$ Dual: $(A + B) \cdot C$

2. Identity

ORing any variable with a logic zero will give the original variable, ie $A + 0 = A$



Dual is $A \cdot 1 = A$:
A circuit diagram showing an AND gate (represented by a rectangle symbol). The top input is labeled 'A' and the bottom input is labeled '1'. The output is labeled 'A'.

3. Null element

ORing any variable with a logic 1 will give logic 1.
ie, $A + 1 = 1$:
A circuit diagram showing an OR gate (represented by a triangle symbol). The top input is labeled 'A' and the bottom input is labeled '1'. The output is labeled '1'.

Dual: $A \cdot 0 = 0$:
A circuit diagram showing an AND gate (represented by a rectangle symbol). The top input is labeled 'A' and the bottom input is labeled '0'. The output is labeled '0'.

4. Idempotent

ORing a variable with itself will give the same variable.

eg, $A + A = A$:
A circuit diagram showing an OR gate (represented by a triangle symbol). Both inputs are labeled 'A'. The output is labeled 'A'.

Dual: $A \cdot A = A$:
A circuit diagram showing an AND gate (represented by a rectangle symbol). Both inputs are labeled 'A'. The output is labeled 'A'.

5. Complements

ORing a variable with its complement, we get 1. ie, $A + A' = 1$:
A circuit diagram showing an OR gate (represented by a triangle symbol). One input is labeled 'A' and the other input is labeled 'A''. The output is labeled '1'.

Dual: $A \cdot A' = 0$:
A circuit diagram showing an AND gate (represented by a rectangle symbol). One input is labeled 'A' and the other input is labeled 'A''. The output is labeled '0'.

6. Involution

Taking double compliment of a variable will result in the original variable.

31/7

7. Commutative Property


changing the order of variables in an OR operation does not change the end result

$$\text{eg: } A+B = B+A \quad \begin{array}{c} A \\ B \end{array} \rightarrow = \begin{array}{c} B \\ A \end{array}$$



Dual: $A \cdot B = B \cdot A$

8. Associative Property

Grouping of variables does not impact the result of an OR operation.




$$\text{here: } (A+B)+C = A+(B+C)$$



$$F = A + B + C + D$$

$$\text{ie, } (A+B) + (C+D)$$



9. Distributive Property

An operation on a parenthesized operation or operations of higher precedence operator will distribute through each term.

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

Dual: $A + (B \cdot C) = (A + B) \cdot (A + C)$

Eg: $mF = X \cdot Y + X \cdot Z \Rightarrow F = X \cdot (Y + Z)$

10. Absorption

when a term within a logic expression produces the same output as another term, the second term can be removed without affecting the result: $(A \cdot B) + A = (B + A) \cdot (A + B) = 1$

A	B	$A + A \cdot B$	$A \cdot B$
0	0	0	0
1	0	1	0
1	1	1	1

(same output)

Hence, $A + A \cdot B = A$

Dual: $A \cdot (A + B) = A$

- The above gate table A will produce 1 for the input code $A=1$ & $B=1$. This result is sufficient to cover the result produced by $A \cdot B$ for this input code.


- When A and AB are ORed together, $A \cdot B$ becomes unnecessary becoz the output is fully covered by A.

- The term $A \cdot B$ is absorbed into A

11. Uniting

when a variable B and its complement B' appears multiple product terms with a common variable (A) within a logical OR operation, the variable B does not have any effect on the result and can be removed.

$$AB + AB' = A(B + B') = A$$





$$\text{Dual: } (A+B) \cdot (A+B') = A + \underbrace{(B \cdot B')}_{0} = A$$

12. De morgan's theorem



An OR operation with both inputs inverted is equivalent to an AND operation with output inverted.

$$(A'+B') = (A \cdot B)'$$






$$\begin{aligned} A &= \beta \cdot A + A \\ &= (\beta + A) \cdot A \end{aligned}$$

~~5/8~~ Dual : $F = A \cdot B' = (A + B)'$



(OR)




$$(A + B) \cdot (A + B) = 1 \text{ @}$$

- In boolean algebra, the operations are defined using AND, OR and Inversion.


- CMOS (complementary metal oxide semiconductor) does not directly implement AND and OR gates but it can only directly implement -ve type gates such as NAND, NOR and NOT.

Ex: convert the sum of products into a circuit that uses only NAND gates.


① $F = A \cdot B + C \cdot D$ ie,



Take double complement (Involution)



ie,



$$\bar{A} \cdot \bar{A} = \bar{A} + \bar{A} \text{ .1}$$


$$\bar{B} + \bar{B} = \bar{B} + \bar{B}$$

$$\bar{C} + \bar{C} =$$



(apply q1A)

$$\bar{D} + \bar{D} =$$


De-morgan's law:




b) $F = (A+B) \cdot (C+D)$



i.e.



De-morgan's



Algebraic Representation of De-Morgan's Theorem using the process of Breaking the Bar and Flipping the sign

1. $\bar{A} + \bar{B} = \overline{A \cdot B}$

$$\bar{A} + \bar{B} = \overline{\overline{\bar{A}} + \overline{\bar{B}}}$$

$$= \overline{\overline{\bar{A}}} + \overline{\overline{\bar{B}}}$$

$$= \overline{\bar{A}} \cdot \overline{\bar{B}}$$

(take involution)

(break bar).

(flip sign)

$$= \underline{\underline{A \cdot B}}$$

2. $\overline{A \cdot \overline{B}} = (\overline{A} + \overline{B})$


$$\overline{A \cdot \overline{B}} = \overline{\overline{A} \cdot \overline{\overline{B}}}$$

$$\overline{A \cdot \overline{B}} = \overline{\overline{A} \cdot \overline{B}}$$

$$\overline{A \cdot \overline{B}} = \overline{\overline{A} + B}$$

$$\text{Output} = \overline{\overline{A} + B}$$


Configuring NAND gate as an Inverter



$$\begin{array}{c|cc|c} & A & B & F \\ \hline 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 \end{array}$$




$$\begin{array}{c|cc|c} & A & B & F \\ \hline 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 \end{array}$$



$$\begin{array}{c|cc|c} & A & B & F \\ \hline 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 \end{array}$$

Finding logic expression from logic diagram

- Label each intermediate node in the system
- Write the logic expression for each node based on preceding logic operation(s)
- The logic expressions are written until the output of the system is reached.





6/8 Combinational Logic Synthesis

Canonical sum of products.

- Based on minterms
- A minterm is a product term, ie an AND operation that will be true for one and only one input code.
- Each minterm must contain every literal (an input variable which may or may not be complemented).
- Complements are applied to the input variables to create current logic.


Row	A	B	minterm
0	0	0	$m_0 = A' \cdot B'$
1	0	1	$m_1 = A' \cdot B$
2	1	0	$m_2 = A \cdot B'$
3	1	1	$m_3 = A \cdot B$



- Creating a canonical sum of products logic circuit using minterms:

Row	A	B	F
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$$m_1 + m_2 = A' \cdot B + A \cdot B'$$



Minterm list (Σ)


Lists the row numbers that correspond to an output 1 in the truth table.

$$F = \sum_{A,B} (1, 2) \quad (\text{Rows 1 and 2 in prev truth table})$$

Q) Create equivalent functional representation from a minterm list $F = \sum_{A,B,C} (0, 3, 7)$

Row	A	B	C	F
0	0	0	0	$m_0 = A'B'C'$
1	0	0	1	
2	0	1	0	
3	0	1	1	$m_3 = A'B'C$
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	1	1	1	$m_7 = ABC$

Theoretically:



Graph







PTO →

Canonical product of sum : Maxterm

- Each maxterm is a sum term that produces a zero for one and only one input code.

Row	A	B	maxterm
0	0	0	$M_0 = A + B$
1	0	1	$M_1 = A + B'$
2	1	0	$M_2 = A' + B$
3	1	1	$M_3 = A' + B'$




- Creating a canonical POS logic circuit using maxterms:

Row	A	B	F
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$$M_0 = A + B$$

$$M_3 = A' + B'$$

$$M_0 \cdot M_3 = (A + B) \cdot (A' + B')$$



Maxterm list (Π)


$$F = \Pi_{A,B} (0,3)$$

Q. Create equivalent functional representation from a maxterm list, $F = \Pi_{A,B,C} (1,2,4,5,6)$

→ Row	A	B	C	F
0	0	0	0	$B' + A' + B + C$
1	0	0	1	$M_1 = A + B + C$
2	0	1	0	$M_2 = A + B' + C$
3	0	1	1	F

$$\begin{array}{l}
 4 \quad 1 \quad 0 \quad 0 \quad M_4 = A' + B' + C \\
 5 \quad 1 \quad 0 \quad 1 \quad M_5 = A' + B + C' \\
 6 \quad 1 \quad 1 \quad 0 \quad M_6 = A + B' + C \\
 7 \quad 1 \quad 1 \quad 1
 \end{array}$$

Theoretically:



k-Map (Karnaugh Map)

In a k-map:

1. Each cell corresponds to a row in the truth table.
2. The variables are listed top to bottom.
3. Lists all possible values of the i/p variables along the sides differing only by one bit.
4. The row number can be listed in each cell for clarity.
5. Each i/p code corresponds to a particular column of or row and the literals can be written outside the k-map.

Algebraic minimisation

$$\begin{aligned}
 F &= A'B'C' + A'B'C + ABC' + ABC + A'BC \\
 &= A'B'C' + B(A'C' + AC' + AC + A'C) \\
 &= A'B'C' + B(A'(C' + C) + A(C' + C))
 \end{aligned}$$

1218


Rule 2

Create a product term for each prime implicant using the following rules.

1. If a circle covers a region where the input variable is 1, then include it in the product term as uncomplimented.
2. The circle covers a region where the input variable is 0, then include it in the product term as complimented.
3. If the circle covers an area where the input variable is both 0 and 1, then the variable is excluded from the product term.

K-map minimisation (SOP)

Row	A	B	F
0	0	0	0
1	0	1	1
2	1	0	0
3	1	1	1



AB	A'	A	(002) column		
C	00	01	11	10	
C'	0	1	1	1	0
C	0	1	1	1	0

AB' B B'

- for circle with 4 four 1s
col : B row : -

- for circle with two 1s
col : A' row : C'

$$F = B + A'C'$$

c)

AB	A'	A			
CD	00	01	11	10	
C'	00	0	1	1	0
C	01	0	1	1	0
D	11	0	0	0	0
D'	10	0	1	1	0
B					
B'					

(edge coverage)

$$F = BC' + BD'$$

K-map minimisation (POS)

- (Reverse of SOP)

a)

AB	A	A'			
CD	00	01	11	10	
C	0	1	1	1	0
C'	1	0	1	1	0
B					
B'					

$$F = (B + A') \cdot (B + C')$$

b)

AB	A	A'			
CD	00	01	11	10	
C	00	0	1	1	0
C'	01	0	1	1	0
D	11	0	0	0	0
D'	10	0	1	1	0
B					
B'					

$$F = (C' + D') \cdot B$$

Module: 2

Modelling Concurrent Functionality in Verilog

- In normal programming languages the lines of codes are executed sequentially as they appear in the source file.

- In verilog , the lines of codes represent behaviour of real hardware . Therefore assignments are executed concurrently .

Continuous Assignment

Verilog uses the keyword 'assign' to denote continuous assignment. After the keyword 'assign' an assignment is made using '=' symbol.

- The LHS of the assignment is the target signal and must be a net type and RHS of the assignment contains i/p arguments which can contain regs , nets , constants or operators .
- Continuous assignment models combinational logic .

Eg :- assign $F_1 = A;$

assign $F_2 = 1'b0;$

assign $F_3 = 1'b1;$

F_1 is updated any time A changes where A is a signal .

- assign $x = A;$
- assign $y = B;$
- assign $z = C;$

Assigning The signal assignments in the above code happens at the same time ie, assign concurrently.


- assign $A = B;$
- assign $B = C;$

In verilog, the signal assignments are C to B and B to A will take place at the same time, ie during synthesis the signal B will be eliminated from the design.

Continuous Assignment with Logical Operators

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0




SystemX.v



$$F = \sum (0, 2, 6)$$

A, B, C

$$= A'B'C' + A'BC' + ABC'$$



module SystemX (output wire F, input wire A, B, C);

wire An, Bn, Cn;

wire m0, m2, m6;

```
assign An = ~A;  
assign Bn = ~B;  
assign Cn = ~C;  
assign m0 = An & Bn & Cn;  
assign m2 = An & B & Cn;  
assign m6 = A & B & Cn;  
assign F = m0 | m2 | m6;  
end module
```