

# CH32V006 Datasheet

V1.0

### Overview

CH32V006 is an industrial-grade general-purpose microcontroller based on the QingKe RISC-V core, which supports 48MHz system main frequency, with wide voltage, low-power consumption, 1- and 2-wire SDI and so on. CH32V006 has a built-in 12-bit ADC with a sampling rate of up to 3Msps, a built-in OPA that supports high-speed mode to increase the swing rate, and its P-end supports 3-channel polling; it provides 7-channel DMA controller, 8-channel TouchKey, multi-set timer, 2 sets of USART, I2C, SPI and other rich peripheral resources.

### **Features**

#### Core

- QingKe 32-bit RISC-V core, RV32EmC instruction set
- Fast programmable interrupt controller + hardware interrupt stack
- Support 2-level interrupt nesting
- Support system main frequency 48MHz

#### Memory

- 8KB volatile data storage area SRAM
- 62KB program memory CodeFlash
- 3328B BootLoader
- 256B non-volatile system configuration memory
- 256B user-defined memory

# Power management and low-power consumption

- System power supply V<sub>DD</sub>: 2~5V
- Low-power mode: Sleep, Standby

#### Clock & Reset

- Built-in factory-trimmed 24MHz RC oscillator
- Built-in 128KHz RC oscillator
- High-speed external 3~25MHz oscillator
- Built-in system clock monitoring (SCM) module
- Power on/down reset, programmable voltage detector

#### • 1 set of OPA/PGA/CMP:

- Multi-input channel, optional multi-stage gain
- 2 output channels, optional ADC pin
- P-side supports 3-channel polling
- Support high-speed mode to increase swing rate

#### 7-channel general-purpose DMA controller

- 7 channels, support ring buffer
- Support TIMx/ADC/USART/I2C/SPI

#### • 12-bit ADC

- Analog input range: V<sub>SS</sub>~V<sub>DD</sub>
- 8 external signals + 3 internal signals
- Support 3M sampling rate

#### • 8-channel touch-key channel detection

#### Multiple timers

- 1×16-bit advanced-control timers, with dead zone control and emergency brake; can offer PWM complementary output for motor control
- 1×16-bit general-purpose timers, provide input capture/output comparison/PWM/pulse counting/incremental encoder input
- 1×16-bit streamlined timer
- 2 watchdog timers (independent and window)
- SysTick: 32-bit counter

#### • 2 sets of USART

- Support LIN
- 1 I2C interface
- 1 SPI interface

#### • Fast GPIO port

- 4 sets of GPIO ports, 31 I/O ports
- Mapping 1 external interrupt
- Security features: Chip unique ID

# Debug mode:

- Support 1-wire (default) and 2-wire serial debug interface (SDI)

• Package: QFN, QSOP, TSSOP

Model	Code Flash	RAM	GPIO	ADTM	GPTM	Streamlined timer	Watchdog	ADC	Capacitive TouchKey	OPA	OPA polling	Serial port	I2C	SPI	Package form
CH32V006K8U6	62K	8K	31	1	1	1	2	8+3	8-channel	1	√	2	1	1	QFN32
CH32V006E8R6	62K	8K	22	1	1	1	2	8+3	8-channel	1	√	2	1	1	QSOP24
CH32V006F8U6	62K	8K	18	1	1	1	2	8+3	8-channel	1	√	2	1	1	QFN20
CH32V006F8P6	62K	8K	18	1	1	1	2	8+3	8-channel	1	√	2	1	1	TSSOP20
CH32V005E6R6	32K	6K	22	1	1	-	2	8+3	-	1	-	2	1	1	QSOP24
CH32V005F6U6	32K	6K	18	1	1	-	2	8+3	-	1	-	2	1	1	QFN20
CH32V005F6P6	32K	6K	18	1	1	-	2	8+3	-	1	-	2	1	1	TSSOP20
CH32V005D6U6	32K	6K	11	1	1	-	2	4+3	-	1	-	2	1	-	QFN12

# **Chapter 1 Specification Information**

# 1.1 System Structure


The microcontroller is based on the RISC-V instruction set design, its architecture will be QingKe microprocessor core, arbitration unit, DMA module, SRAM storage and other components through multiple buses to achieve interaction. The design integrates a general-purpose DMA controller to reduce the burden on the CPU, improve access efficiency. Multi-level clock management mechanism is applied to reduce the power consumption of peripherals, while both data protection mechanisms, automatic clock switching protection and other measures to increase system stability. The following diagram shows the overall architecture.

RISC-V (V2C) FLASH I-code Bus @VDD V<sub>DD</sub>: 1.9V~5.5V PFIC CTRL  $V_{SS}$ POR | PDR | PVD SWIO ← SWCLK— SWDIO ← RV32EmC 1-wire SDI GPIO power D-code Bus 2-wire SDI MUX Flash Memory DMA Channels System Bus Reset & ➤ SYSCLK MUX & DIV Σ M **SRAM** HSI-RC \*2 HBCLK → XI HSE - XO  $\mathsf{IN8}(\mathsf{V}_{\mathsf{REF+,}}\mathsf{V}_{\mathsf{REF-}}), \mathsf{IN10}(\mathsf{V}_{\mathsf{CAL}})$ IWDG\_CLK ◀ LSI-RC TouchKey PWR\_CLK ◀ IN0~IN7 ADC **PWR** IN9 OUT0,OUT1◀ USART1 ➤ TX, RX, CTS,RTS ОРА Amplify P0~P3 USART2 ➤ TX, RX, CTS,RTS N0~N2 SPI ➤ NSS, SCK, MISO,MOSI 8 4 channels 3 complementary channels ETR, BKIN TIM1 I2C → SCL, SDA 4 channels ETR AFIO TIM2 **GPIOA** ▶ PA0 ~ PA7 TIM3 **GPIOB** ▶ PB0 ~ PB6 WWDG **GPIOC** ▶ PC0 ~ PC7 IWDG GPIOD ➤ PD0 ~ PD7 **EXTEN** EXTI Note: CH32V005 no TouchKey, TIM3

Figure 1-1 System block diagram

# 1.2 Memory Map

Figure 1-2 Memory address map



# 1.3 Clock Tree

3 sets of clock sources are introduced into the system: Internal high-frequency RC oscillator (HSI), internal low-frequency RC oscillator (LSI) and external high-frequency oscillator (HSE). Among them, the low-frequency clock source provides a clock reference for the automatic wake-up unit, and the high-frequency clock source is directly or indirectly output as the system bus clock (SYSCLK) through a 2x multiplier, and the system clock is then provided by the pre-scaler for the HB domain peripheral control clock and sampling or interface output clock. Part of the module working need to be provided by PLL clock directly.

Note: CH32V005 no TouchKey, TIM3 to IWDG ~128KHz LSI RC to PWR(low power clock source) PLLSRC \*2 ΧI 3~32MHz HSE OSC →to Flash(time base) -SYSCLK--HSI-24MHz HSI RC → to OPA HSF CSS MCO[1:0] HB prescaler ▶ to Flash (register) /1,/2.../256 FCLK core free running clock HSI мсо□◀ to Core System Timer HSE /8 PLLCLK ➤ to OPA/IWDG SCM HCLK-48MHz max ➤ to SRAM/DMA peripheral clock enable ► to PWR peripheral clock enable to GPIOA/GPIOB/GPIOC/GPIOD/AFIO peripheral clock enable ➤ to USART1/USART2 peripheral clock enable ► to I2C/SPI peripheral clock enable → to TIM1/TIM2/TIM3 peripheral clock enable ADC\_CLK\_MODE /2,/4,/6,/8,/12,/16 ADCPRE → to ADC ...,/64,/96,/128 → to WWDG peripheral clock enable

Figure 1-3 Clock tree block diagram

# 1.4 Functional Description

#### 1.4.1 QingKe RISC-V2A Processor

RISC-V2C supports RISC-V instruction set EmC<sup>(1)</sup> subset. The processor is internally managed in a modular fashion and contains units such as a programmable fast interrupt controller (PFIC), extended instruction support, and so on. The bus is connected to external unit modules to enable interaction between external function modules and the core. QingKe processor with its minimalist instruction set, a variety of operating modes, modular customization and expansion features can be flexibly applied to different scenarios MCU design, such as small area low-power embedded scenarios.

- Support machine and user privileged modes
- Fast Programmable Interrupt Controller (PFIC)
- 2-level hardware interrupt stack
- Support 1-wire /2-wire serial debug interface (SDI)
- Custom extension instructions

Note: 1. The "m" extension in EmC implements the multiplication subset of the M extension.

#### 1.4.2 On-chip Memory

Built-in 8K-byte SRAM area, which is used to store data, which is lost after power loss.

Built-in 62K-byte program flash memory area (Code FLASH), that is, the user area, is used for users' applications and constant data storage.

Built-in 3328-byte system storage area (System FLASH), that is, BOOT area, is used for system boot program storage (factory-solidified bootloader).

Built-in 256-byte system non-volatile configuration information storage area, used for manufacturer configuration word storage, solidified before leaving the factory, users can not be modified.

Built-in 256-byte user-defined information store for user option byte storage.

### 1.4.3 Power Supply Scheme

 $V_{DD}$  = 1.9 ~ 5.5V: Supplies power to the I/O pins as well as the internal regulator; when using an ADC,  $V_{DD}$  must not be less than 2.4V.

#### 1.4.4 Power Supply Monitor

The power-on reset (POR) / power-down reset (PDR) circuit is integrated inside the chip, which is always in the operating state to ensure that the system works when the power supply exceeds 1.9V; when the  $V_{HV}$  is lower than the set threshold ( $V_{POR/PDR}$ ), the device is placed in the reset state without the need to use an external reset circuit. In addition, the system has a programmable voltage detector (PVD), which needs to be turned on by software, which is used to compare the voltage of  $V_{HV}$  power supply with the set threshold  $V_{PVD}$ . When the corresponding edge interrupt of the PVD is turned on, an interrupt notification can be generated when the  $V_{HV}$  falls to the PVD threshold or rises to the PVD threshold. Refer to Chapter 3 for the values of  $V_{POR/PDR}$  and  $V_{PVD}$ .

#### 1.4.5 System Voltage Regulator LDO

After resetting, the system voltage regulator is automatically switched on. There are two modes of operation depending on the application mode.

- On mode: Normal running operation, providing stable core power.
- Low-power mode: Low-power operation of the regulator when the CPU is in Standby mode.

#### 1.4.6 Low-power Mode

The system supports 3 low-power modes, which can achieve the best balance under the conditions of low power consumption, short start-up time and multiple wake-up events.

• Sleep mode (SLEEP)

In sleep mode, only the CPU clock stops, but all peripheral clocks are powered normally and the peripherals are in working state. This mode is the shallowest low-power mode, but can achieve the fastest wake-up.

Exit condition: Any interruption or wake-up event.

• Standby mode (STANDBY)

A peripheral clock control mechanism is combined with the SLEEPDEEP of the core and allows the voltage regulator to operate in a lower power state. The high-frequency clock (HSI/HSE/PLL) domain is turned off, SRAM and register contents are maintained, and I/O pin states are maintained. The system can continue to run after this mode wakes up, with HSI as the default system clock.

Exit conditions: Any external interrupt / event (EXTI signal), external reset signal on RST, IWDG reset, in which EXTI signal includes one of 31 external I/O ports, PVD output, AWU automatic wake-up, etc.

#### 1.4.7 Programmable Fast Interrupt Controller (PFIC)

The chip has a built-in Programmable Fast Interrupt Controller (PFIC) that supports up to 255 interrupt vectors, providing flexible interrupt management with minimal interrupt latency. Currently the chip manages 4 core private interrupts and 25 peripheral interrupt management, with other interrupt sources reserved. the PFIC registers are all accessible in both user and machine privileged modes.

- 2 individually maskable interrupts
- Provide one non-maskable interrupt NMI
- Support Hardware Prologue/Epilogue (HPE) without instruction overhead
- Provide 2 Vector Table Free (VTF) for faster access to interrupt service routines
- Vector table support address or instruction mode
- Interrupt nesting depth can be configured up to 2 levels
- Support interrupt tail linking

#### 1.4.8 External Interrupt/Event Controller (EXTI)

The external interrupt/event controller contains a total of 10 edge detectors for generating interrupt/event requests. Each interrupt line can be configured independently of its trigger event (rising or falling edge or double edge) and can be individually masked; a pending register maintains the status of all interrupt requests. EXTI can detect clock cycles with pulse widths less than the internal HB. Up to 31 general-purpose I/O ports are optionally connected to the same external interrupt line.

#### 1.4.9 General-purpose DMA Controller

The system has built-in general-purpose DMA controller, manages seven channels, flexibly handles high-speed data transmission from memory to memory, peripheral to memory and memory to peripheral devices, and supports ring buffer mode. Each channel has special hardware DMA request logic, which supports one or more peripheral access requests to memory. Access priority, transmission length, source address and destination address of transmission can be configured.

DMA for the main peripherals include: general / advanced timer TIMx, ADC, USART, I2C, SPI.

Note: DMA and CPU access the system SRAM after arbitration by the arbitrator.

#### 1.4.10 Clock and Boot

The system clock source HSI is on by default. After no clock is configured or reset, the RC oscillator of the internal 24MHz is used as the default CPU clock, and then the external 3~25MHz clock or PLL clock can be selected. When clock safe mode is turned on, if HSE is used as the system clock (directly or indirectly), if an external clock failure is detected, the system clock will automatically switch to the internal RC oscillator, while HSE and PLL will automatically turn off; for low-power mode with clock off, the system will also automatically switch to the internal RC oscillator after waking up. If the clock interrupt is enabled, the software can receive the corresponding interrupt. In addition, in order to improve the reliability of the system, System Clock Monitor (SCM) module is added. When the enable bit is turned on, if the system clock fails, a brake signal will be generated to the advanced timer TIM1, and the system clock failure interrupt flag will be set. If the enable is interrupted in advance, the interrupt will be entered.

#### 1.4.11 Analog-to-digital Converter (ADC) and TouchKey Capacitance Detection (TouchKey)

The chip has a built-in 12-bit ADC that provides up to 8 external channels and 3 internal channels for sampling at sampling rates up to 3Msps, providing programmable channel sampling time for single, continuous, scan or intermittent conversion. The analog watchdog function allows very accurate monitoring of one or more selected channels for monitoring the channel signal voltage, and when the voltage exceeds a set threshold, the system can be configured to generate a reset and protect the system.

The internal channel of ADC is ADC\_IN8 $\sim$ ADC\_IN10. The internal reference voltage  $V_{REF}$  is connected to the IN8 input channel; the OPA internal output channel is connected to the IN9 input channel for converting the output of the OPA into digital values; and the internal calibration voltage VCAL is connected to the IN10 input channel, which is half of the system power supply voltage  $V_{DD}$ .

The TouchKey capacitance detection unit provides up to 8 detection channels and reuses the external channels of the ADC module. The detection results are converted into output results through the ADC module, and the TouchKey state is identified by the touch detection algorithm subroutine library or user software.

### 1.4.12 Timer and Watchdog

#### • Advanced-control timer (TIM1)

The advanced-control timer is a 16-bit automatic load increment / decrement counter with a 16-bit programmable prescaler. In addition to the complete general timer function, it can be regarded as a three-phase PWM generator assigned to 6 channels, with a complementary PWM output function with dead-zone insertion, allowing the timer to be updated after a specified number of counter cycles for repeated counting cycles, braking functions, etc. Advanced control timers have the same functions as general timers and have the same internal structure, so advanced control timers can cooperate with other TIM timers through timer linking function to provide synchronization or event linking functions.

#### • General-purpose timer (TIM2)

The general-purpose timer is a 16-bit auto-load add / subtract counter with a programmable 16-bit prescaler and four independent channels, each of which supports input capture, output comparison, PWM generation and monopulse mode output. By multiplexing channels 3 and 4, channels 1 and 2 also have complementary PWM output with dead-time insertion. In addition, it can work with the advanced-control timer TIM1 through the timer linking function to provide synchronization or event linking functions. In debug mode, counters can be frozen and any general-purpose timer can be used to generate PWM output.

#### • Streamlined timer (TIM3)

The streamlined timer is a 16-bit autoload add/subtract counter that supports four independent comparison channels and output comparisons. It is used in conjunction with other functions by generating signals inside the chip. Can work with advanced-control timer TIM1 through timer link function, can generate pulses of specific frequency with TIM1, and provide synchronization or event link function. Counters can be frozen in debug mode.

#### Independent watchdog (IWDG)

Independent watchdog is a free-running 12-bit decreasing counter that supports 7 frequency division coefficients. The clock is provided by an internally independent RC oscillator (LSI) of about 128KHz; the LSI is independent of the master clock and can operate in standby mode. IWDG works completely independently of the main program, so it is used to reset the entire system in the event of a problem, or to provide timeout management for applications as a free timer. The option byte can be configured as a software or hardware startup watchdog. Counters can be frozen in debug mode.

#### Window watchdog (WWDG)

Window watchdog is a 7-bit decrement counter and can be set to run freely. Can be used to reset the entire system when a problem occurs. It is driven by the main clock and has the function of early warning interrupt; in debug mode, the counter can be frozen.

#### • SysTick Timer (SysTick)

QingKe microprocessor core comes with a 32-bit incremental counter for generating SYSTICK exceptions (exception number: 15), which can be specially used in real-time operating systems to provide "heartbeat" rhythm for the system, and can also be used as a standard 32-bit counter. It has automatic reload function and programmable clock source.

#### 1.4.13 Universal Synchronous/Asynchronous Receiver Transmitter (USART)

The chip provides 2 sets of USART. Support full-duplex asynchronous serial communication and half-duplex single-wire communication, also support LIN (Local Internet), compatible with IrDA SIR ENDEC transmission codec specification, and modem (CTS/RTS hardware flow control) operation, but also support multiprocessor communication. It adopts fractional baud rate generator system and supports continuous communication of DMA operation.

#### 1.4.14 Serial Peripheral Interface (SPI)

The chip provides a serial peripheral SPI interface, which supports master or slave operation and dynamic switching. Support multi-master mode, full-duplex or half-duplex synchronous transmission, support basic SD card and MMC mode. Programmable clock polarity and phase, data bit width provides 8- or 16-bit choice, reliable communication hardware CRC generation / check, support DMA operation continuous communication.

#### 1.4.15 I2C Bus

The chip provides an I2C bus interface, which can work in multi-host mode or slave mode, and complete all I2C bus specific timing, protocol, arbitration and so on. Both standard and fast communication speeds are supported. The I2C interface provides 7-bit or 10-bit addressing and supports double-slave address addressing in 7-bit slave mode. Built-in hardware CRC generator / verifier.

#### 1.4.16 General-purpose Input and Output (GPIO)

The system provides 4 sets of GPIO ports (PA0~PA7, PB0~PB6, PC0~PC7, PD0~PD7) with a total of 31 GPIO

pins. Most pins can be configured by software to output (push-pull or open-drain), input (with or without pull-up or pull-down), or reused peripheral function ports.

When PA1PA2\_REMAP=1, PA1 and PA2 only support push-pull output and reuse push-pull output.

All GPIO pins support controllable pull-up and pull-down resistors. When PD7/RST, PA7/RST\_1 and PC5/RST\_2 are used as reset pins, the pull-up resistor is turned on and the pull-down resistor is turned off by default.

All GPIO pins are shared with digital or analog multiplexing peripherals. All GPIO pins have a large current drive capability. A locking mechanism is provided to freeze the I/O configuration to avoid accidental writing to the I/O register.

The power supply of all the I/O pins in the system is provided by the  $V_{DD}$ . By changing the  $V_{DD}$  power supply, the output level of the I/O pin will be changed to adapt to the external communication interface level. Please refer to the pin description for the specific pin.

#### 1.4.17 Operational Amplifier/Comparator (OPA)

The chip has a built-in operational amplifier (OPA), which can also be used as a voltage comparator its input can select multiple channels by changing the configuration, including the selection of magnification of the programmable gain operational amplifier (PGA). The P-side supports 3-channel polling. Its output can select two output pins by changing the configuration, and an additional internal output channel is directly connected to the ADC internal channel IN9, which supports the external analog small signal amplification into the ADC to achieve small signal ADC conversion. High-speed mode is supported, and the pendulum rate can be increased by setting high-speed mode.


### 1.4.18 Serial Debug Interface (SDI)


The core comes with 1-wire SDI Serial Debug Interface and 2-wire SDI Serial Debug Interface. The system supports two debugging modes: 1-wire SDI is the default debugging mode, which corresponds to SWIO pin (Single Wire Input Output), while 2-wire SDI corresponds to SWDIO and SWCLK pin. The debug interface pin function is turned on by default after the system is powered on or reset, and the SDI can be turned off according to the need after the main program is running.


# **Chapter 2 Pinouts and Pin Definition**


### 2.1 Pinouts

#### 2.1.1 CH32V006 Pinouts













#### 2.1.2 CH32V005 Pinouts









Note: The multiplexed functions in the pin diagram are abbreviated.

Example: A:ADC (A1:ADC IN1, AET:ADC RETR, AET2:ADC IETR)

T1: TIM1 (T1C1:TIM1 CH1, T1C1N:TIM1 CH1N, T1BK:TIM1 BKIN, T1E:TIM1 ETR)

T2: TIM2 (T2C1:TIM2 CH1 ETR, T2C2:TIM2 CH2)

USART1 (RX:USART1 RX, TX:USART1 TX)

U2: USART2 (U2RX:USART2 RX, U2TX:USART2 TX)

O: OPA (OPPO:OPA PO, OPNO:OPA NO, OPO1:OPA OUT1, OPO:OPA OUT0)

I2C (SDA:I2C SDA, SCL:I2C SCL)

SPI (SCK:SPI SCK, NSS:SPI NSS, MISO:SPI MISO, MOSI:SPI MOSI)

SWIO: SWIO/SWDIO SWCK: SWCLK

# 2.2 Pin Description

Note: The pin function descriptions in the table below are for all functions and do not relate to specific model products. Peripheral resources may vary between models, so please check the availability of this function according to the product model resource table before viewing.

Table 2-1 CH32V006 Pin definitions

	Pin	No.				Main		
TSSOP20	QFN20	QSOP24	QFN32	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>
7	4	5	0	$ m V_{SS}$	P	$ m V_{SS}$		
-	-	24	1	PB3	I/O	PB3	USART2_RX/SWCLK	TIM1_BKIN_4/TIM1_BKIN_5/ USART1_TX_5/USART1_RX_4/ USART2_RTS_1/USART2_RTS_6/ I2C_SCL_4/SPI_MISO_2
-	-	16	2	PA5	I/O/A	PA5	USART2_RTS/OPA_OUT1	USART1_RTS_4/USART1_RTS_5/ USART2_RX_1/USART2_RX_6
-	-	17	3	PA6 <sup>(3)</sup>	I/O	PA6		USART2_TX_6
-	-	-	4	PA7	I/O	PA7	USART2_TX	TIM1_BKIN_6/USART2_CTS_1/ USART2_CTS_6/RST_1
-	-	18	5	PA0	I/O	PA0		TIM1_CH1_9/TIM1_CH1N_4/ TIM1_CH1N_5/TIM1_CH1N_6/ TIM2_CH1_ETR_5/USART1_TX_8/ USART1_TX_9/USART2_CTS_2/ USART2_CTS_3
5	2	17	6	PA1 <sup>(3)</sup>	I/O/A	PA1	ADC_IN1/TIM1_CH2/ OPA_N0	XI/TIM1_CH2_1/ TIM1_CH2_9/TIM2_CH2_5/ TIM2_CH2_6/USART1_RX_8/ USART2_RTS_2/USART2_RTS_3/ USART2_RTS_4/USART2_RTS_5/

	Pin	No.				Main		
TSSOP20	QFN20	QSOP24	QFN32	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>
								SPI_SCK_5
								XO/TIM1_CH3_9/
								TIM1_CH2N_1/TIM1_CH2N_4/
6	3	19	7	PA2	I/O/A	PA2	ADC_IN0/TIM1_CH2N/	TIM1_CH2N_5/TIM1_CH2N_6/
0	3	19	/	PA2	1/O/A	raz	OPA_P0	TIM2_CH3_5/TIM2_CH3_6/
								TIM2_CH3_7/USART2_TX_2/
								SPI_MOSI_5/ADC_IETR_1
								TIM1_CH1N_1/TIM1_CH3N_4/
8	5	20	8	PD0	I/O/A	PD0	TIM1_CH1N/OPA_N1	TIM1_CH3N_5/TIM1_CH3N_6/
								USART1_TX_2/I2C_SDA_1
								TIM1_CH1_4/TIM1_CH1_5/
								TIM1_CH1_6/TIM1_CH4_9/
-	-	21	9	PA3	I/O	PA3		TIM1_CH1N_8/TIM2_CH4_5/
								TIM2_CH4_6/TIM2_CH4_7/
								USART2_RX_2
								TIM1_CH2_4/TIM1_CH2_5/
-	-	22	10	PB0	I/O	PB0		TIM1_CH2_6/TIM1_CH2N_8/
								USART2_TX_4/SPI_NSS_3/
								TIM1_CH3_4/TIM1_CH3_6/
-	-	23	11	PB1	I/O	PB1		TIM1_CH3N_8/TIM2_CH1_ETR_6/
								USART2_RX_4/SPI_SCK_3
								TIM1_CH4_6/TIM1_BKIN_7/
-	-	-	12	PB2	I/O	PB2		TIM1_BKIN_8/TIM1_BKIN_9/
								SPI_MISO_3
10	7	2	13	PC0	I/O	PC0	TIM2_CH3	TIM1_CH3_2/TIM1_CH1N_7/

	Pin	No.				Main						
TSSOP20	QFN20	QSOP24	QFN32	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>				
								TIM1_CH1N_9/TIM2_CH1_ETR_4/				
								TIM2_CH3_1/USART1_TX_3/				
								SPI_NSS_1/SPI_MOSI_3				
								TIM1_CH2N_7/TIM1_CH2N_9/				
								TIM1_BKIN_2/TIM1_BKIN_3/				
11	8	3	14	PC1	I/O	PC1	IOC CDA/CDI NGC	TIM2_CH1_ETR_1/				
11	8	3	14	PCI	1/0	PCI	I2C_SDA/SPI_NSS	TIM2_CH1_ETR_3/TIM2_CH2_4/				
							TIM2_CH4_2/USART1_RX_3/					
								SPI_NSS_5				
							TIM1 BKIN/USART1 RT	TIM1_CH3N_7/TIM1_CH3N_9/				
12	9	4	15	PC2	I/O/A	PC2	S/	TIM2_CH2_2/USART1_RTS_2/				
12	9	4	13	FC2	1/O/A	FC2		TIM1_BKIN_1/TIM1_ETR_3/				
							I2C_SCL	ADC_RETR_1				
								TIM1_CH3_1/TIM1_CH3_5/				
13	10	-	16	PC3	I/O	PC3	TIM1_CH3	TIM1_CH1N_2/TIM1_CH1N_3/				
								TIM2_CH3_4/USART1_CTS_2				
9	6	6	17	$V_{DD}$	P	$V_{DD}$						
								TIM1_CH1_3/TIM1_CH1_7/				
							ADC IN2/TIM1 CH4/MC	TIM1_CH1_8/TIM1_CH4_1/				
14	11	8	18	PC4	I/O/A	PC4	0	TIM1_CH2N_2/USART1_RX_9/				
							O	USART2_TX_5/SPI_NSS_2/				
								SPI_NSS_6				
								TIM1_CH2_7/TIM1_CH2_8/				
15	12	7	19	PC5	I/O	PC5	TIM1_ETR/SPI_SCK	TIM1_CH3_3/TIM1_ETR_2/				
								TIM2_CH1_ETR_2/USART1_TX_6/				

	Pin	No.				Main						
TSSOP20	QFN20	QSOP24	QFN32	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>				
								RST_2/I2C_SCL_2/SPI_SCK_1				
								TIM1_CH1_2/TIM1_CH3_7/				
								TIM1_CH3_8/TIM1_CH3N_3/				
16	13	-	20	PC6	I/O	PC6	SPI_MOSI	USART1_RX_6/USART1_CTS_1/				
								USART1_CTS_3/SPI_MOSI_1/				
								I2C_SDA_2				
								TIM1_CH2_2/TIM1_CH2_3/				
								TIM1_CH4_7/TIM1_CH4_8/				
17	14	_	21	PC7	I/O	PC7	SPI MISO	TIM2_CH2_3/USART1_CTS_6/				
1 /	17	-	21	107	1/0	107	SI I_MISO	USART1_CTS_7/USART1_RTS_1/				
								USART1_RTS_3/SPI_MISO_1/				
								SPI_MISO_6				
								TIM1_ETR_7/TIM1_ETR_8/				
-	-	-	22	PB4	I/O	PB4		TIM1_ETR_9/USART1_RTS_6/				
								USART1_RTS_7/SPI_MOSI_6				
								TIM1_CH4_4/TIM1_CH4_5/				
							TIM1_CH3N/SWIO/SWDI	TIM1_CH3N_1/TIM1_CH3N_2/				
18	15	1	23	PD1	I/O/A	PD1	Ο/	USART1_TX_4/USART1_RX_2/				
							OPA_P3/ADC_IETR	USART1_RX_5/USART2_RX_5/				
								I2C_SCL_1/I2C_SDA_4				
								TIM1_CH1_1/TIM1_CH2N_3/				
19	16	9	24	PD2	I/O/A	PD2	ADC_IN3/TIM1_CH1	TIM2_CH3_2/USART1_CTS_8/				
								USART2_TX_3/SPI_SCK_2				
20	17	10	25	PD3	I/O/A	PD3	ADC_IN4/TIM2_CH2/	TIM1_CH4_2/TIM2_CH1_ETR_7/				
	.,	10		100	20/11	1.03	USART1_CTS/OPA_P2/	TIM2_CH2_1/USART1_RTS_8/				

	Pin	No.				Main					
TSSOP20	QFN20	QSOP24	QFN32	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>			
							ADC_RETR	USART2_RX_3/SPI_NSS_4/			
								SPI_MOSI_2			
							ADC IN7/TIM2 CH1 ET	TIM1_CH4_3/TIM1_ETR_1/			
	18	11	26	PD4	I/O/A	PD4	R/	TIM1_ETR_4/TIM1_ETR_5/			
	10	11	20	1 104	1/0/A	1 1 1 1	OPA OUT0  TIM1_ETR_6/TIM2_CH2_7				
							014_0010	USART1_RTS_9/SPI_SCK_4			
	19	12	27	PD5	I/O/A	PD5	ADC IN5/USART1 TX	TIM2_CH4_3/USART1_RX_1/			
	19	12	21	1 D3	1/O/A	103	ADC_INS/USARTI_TA	USART1_CTS_9/SPI_MISO_4			
3	20	13	28	PD6	I/O/A	PD6	ADC IN6/USART1 RX	TIM2_CH3_3/USART1_TX_1/			
	20	13	20	1 D0	1/0/A	100	ADC_ING/USARTI_RA	SPI_MOSI_4			
	_	-	29	PB5	I/O	PB5		USART1_TX_7/I2C_SCL_3/			
	-	-	29	103	1/0	гъз		SPI_SCK_6/SPI_MISO_5			
		1	30	PB6	I/O	PB6		TIM2_CH4_4/USART1_RX_7/			
	-	-	30	100	1/0	100		USART2_CTS_4/I2C_SDA_3			
		14	31	PD7 <sup>(4)</sup>	I/O/A	PD7	TIM2 CH4/RST/OPA P1	TIM2_CH4_1/USART1_CTS_4/			
4	1	14	31	rυ/\''	I/O/A	רט/	TIIVIZ_CH4/K3T/UPA_PT	USART1_CTS_5			
		15	32	PA4 <sup>(4)</sup>	I/O/A	PA4	USART2_CTS/OPA_N2	USART2_TX_1/USART2_CTS_5			

# Table 2-2 CH32V005 Pin definitions

	Pin	No.				Main		
QFN12	TSSOP20	QFN20	QSOP24	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>
0	7	0	5	$V_{\rm SS}$	P	$V_{\mathrm{SS}}$		

	Pin	No.				Main		
QFN12	TSSOP20	QFN20	QSOP24	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>
								TIM1_BKIN_4/TIM1_BKIN_5/
			24	PB3	I/O	PB3	LICADTO DV/CWCLV	USART1_TX_5/USART1_RX_4/
-	-	-	2 <del>4</del>	103	1/0	rbs	USART2_RX/SWCLK	USART2_RTS_1/USART2_RTS_6/
								I2C_SCL_4/SPI_MISO_2
		_	16	PA5	I/O/A	PA5	USART2 RTS/OPA OUT1	USART1_RTS_4/USART1_RTS_5/
	_	_	10	IAS	1/0/A	IAJ	OSARIZ_RIS/OIA_OOTI	USART2_RX_1/USART2_RX_6
-	-	-	17	PA6 <sup>(3)</sup>	I/O	PA6		USART2_TX_6
								TIM1_CH1_9/TIM1_CH1N_4/
								TIM1_CH1N_5/TIM1_CH1N_6/
-	-	-	18	PA0	I/O	PA0		TIM2_CH1_ETR_5/USART1_TX_8/
								USART1_TX_9/USART2_CTS_2/
								USART2_CTS_3
								XI/TIM1_CH2_1/TIM1_CH2_9/
							ADC IN1/TIM1 CH2/	TIM2_CH2_5/TIM2_CH2_6/
1	5	2	17	PA1 <sup>(3)</sup>	I/O/A	PA1	OPA_N0	USART1_RX_8/USART2_RTS_2/
							01/1_110	USART2_RTS_3/USART2_RTS_4/
								USART2_RTS_5/SPI_SCK_5
								XO/TIM1_CH3_9/TIM1_CH2N_1/
								TIM1_CH2N_4/TIM1_CH2N_5/
2	6	3	19	PA2	I/O/A	PA2	ADC_IN0/TIM1_CH2N/	TIM1_CH2N_6/TIM2_CH3_5/
		3	19	raz	I/O/A	IAZ	OPA_P0	TIM2_CH3_6/TIM2_CH3_7/
								USART2_TX_2/SPI_MOSI_5/
								ADC_IETR_1
3	8	5	20	PD0	I/O/A	PD0	TIM1 CU1N/ODA N1	TIM1_CH1N_1/TIM1_CH3N_4/
	o	3	20	וענו	1/O/A	1 100	TIM1_CH1N/OPA_N1	TIM1_CH3N_5/TIM1_CH3N_6/

	Pin	No.				Main		
QFN12	TSSOP20	QFN20	QSOP24	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>
								USART1_TX_2/I2C_SDA_1
								TIM1_CH1_4/TIM1_CH1_5/
								TIM1_CH1_6/TIM1_CH4_9/
-	-	-	21	PA3	I/O	PA3		TIM1_CH1N_8/TIM2_CH4_5/
								TIM2_CH4_6/TIM2_CH4_7/
								USART2_RX_2
								TIM1_CH2_4/TIM1_CH2_5/
-	-	-	22	PB0	I/O	PB0		TIM1_CH2_6/TIM1_CH2N_8/
								USART2_TX_4/SPI_NSS_3/
								TIM1_CH3_4/TIM1_CH3_6/
-	-	-	23	PB1	I/O	PB1		TIM1_CH3N_8/TIM2_CH1_ETR_6/
								USART2_RX_4/SPI_SCK_3
								TIM1_CH3_2/TIM1_CH1N_7/
5	10	7	2	PC0	I/O	PC0	TIM2 CH3	TIM1_CH1N_9/TIM2_CH1_ETR_4/
	10	,	2	100	1/0	100	THVIZ_CITS	TIM2_CH3_1/USART1_TX_3/
								SPI_NSS_1/SPI_MOSI_3
								TIM1_CH2N_7/TIM1_CH2N_9/
								TIM1_BKIN_2/TIM1_BKIN_3/
6	11	8	3	PC1	I/O	PC1	I2C SDA/SPI NSS	TIM2_CH1_ETR_1/
	11	0	3	101	1/0	101	12C_3DA/31 1_N33	TIM2_CH1_ETR_3/TIM2_CH2_4/
								TIM2_CH4_2/USART1_RX_3/
								SPI_NSS_5
							TIM1_BKIN/USART1_RTS	TIM1_CH3N_7/TIM1_CH3N_9/
-	12	9	4	PC2	I/O/A	PC2	/I2C SCL	TIM2_CH2_2/USART1_RTS_2/
							/12C_SCL	TIM1_BKIN_1/TIM1_ETR_3/

	Pin	No.				Main		
QFN12	TSSOP20	QFN20	QSOP24	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>
								ADC_RETR_1
								TIM1_CH3_1/TIM1_CH3_5/
-	13	10	-	PC3	I/O	PC3	TIM1_CH3	TIM1_CH1N_2/TIM1_CH1N_3/
								TIM2_CH3_4/USART1_CTS_2
4	9	6	6	$V_{DD}$	P	$V_{DD}$		
								TIM1_CH1_3/TIM1_CH1_7/
							ADC IN2/TIM1 CH4/MC	TIM1_CH1_8/TIM1_CH4_1/
7	14	11	8	PC4	I/O/A	PC4	O	TIM1_CH2N_2/USART1_RX_9/
							O	USART2_TX_5/SPI_NSS_2/
								SPI_NSS_6/
								TIM1_CH2_7/TIM1_CH2_8/
	15	12	7	PC5	I/O	PC5	TIM1 ETR/SPI SCK	TIM1_CH3_3/TIM1_ETR_2/
	13	12	,	103	1/0	103	THVII_ETIVSII_SCK	TIM2_CH1_ETR_2/USART1_TX_6/
								RST_2/I2C_SCL_2/SPI_SCK_1
								TIM1_CH1_2/TIM1_CH3_7/
								TIM1_CH3_8/TIM1_CH3N_3/
8	16	13	-	PC6	I/O	PC6	SPI_MOSI	USART1_RX_6/USART1_CTS_1/
								USART1_CTS_3/SPI_MOSI_1/
								I2C_SDA_2
								TIM1_CH2_2/TIM1_CH2_3/
								TIM1_CH4_7/TIM1_CH4_8/
9	17	14		PC7	I/O	PC7	SPI_MISO	TIM2_CH2_3/USART1_CTS_6/
	9   17   14	1-7	-	10/	<i>1</i> .0	10/	51 1_W15O	USART1_CTS_7/USART1_RTS_1/
								USART1_RTS_3/SPI_MISO_1/
								SPI_MISO_6

	Pin	No.				Main		
QFN12	TSSOP20	QFN20	QSOP24	Pin name	Pin type <sup>(1)</sup>	function (after reset)	Default alternate function	Remapping function <sup>(2)</sup>
10	18	15	1	PD1	I/O/A	PD1	TIM1_CH3N/SWIO/SWDI O/OPA_P3/ADC_IETR	TIM1_CH4_4/TIM1_CH4_5/  TIM1_CH3N_1/TIM1_CH3N_2/  USART1_TX_4/USART1_RX_2/  USART1_RX_5/USART2_RX_5/
								I2C_SCL_1/I2C_SDA_4
-	19	16	9	PD2	I/O/A	PD2	ADC_IN3/TIM1_CH1	TIM1_CH1_1/TIM1_CH2N_3/ TIM2_CH3_2/USART1_CTS_8/ USART2_TX_3/SPI_SCK_2
-	20	17	10	PD3	I/O/A	PD3	ADC_IN4/TIM2_CH2/ USART1_CTS/OPA_P2/ ADC_RETR	TIM1_CH4_2/TIM2_CH1_ETR_7/  TIM2_CH2_1/USART1_RTS_8/  USART2_RX_3/SPI_NSS_4/  SPI_MOSI_2
11	1	18	11	PD4	I/O/A	PD4	ADC_IN7/TIM2_CH1_ETR / OPA_OUT0	TIM1_CH4_3/TIM1_ETR_1/ TIM1_ETR_4/TIM1_ETR_5/ TIM1_ETR_6/TIM2_CH2_7/ USART1_RTS_9/SPI_SCK_4
-	2	19	12	PD5	I/O/A	PD5	ADC_IN5/USART1_TX	TIM2_CH4_3/USART1_RX_1/ USART1_CTS_9/SPI_MISO_4
-	3	20	13	PD6	I/O/A	PD6	ADC_IN6/USART1_RX	TIM2_CH3_3/USART1_TX_1/ SPI_MOSI_4
12	4	1	14	PD7 <sup>(4)</sup>	I/O/A	PD7	TIM2_CH4/RST/OPA_P1	TIM2_CH4_1/USART1_CTS_4/ USART1_CTS_5
			15	PA4 <sup>(4)</sup>	I/O/A	PA4	USART2_CTS/OPA_N2	USART2_TX_1/USART2_CTS_5

*Note 1: Explanation of table abbreviations:* 

Note 2: The underlined value of the remapping function indicates the configuration value of the corresponding bit

I = TTL/CMOS level Schmitt input; O = CMOS level tri-state output.

A = Analog signal input or output; P = Power supply.

in the AFIO register. For example: TIM1\_BKIN\_4 indicates that the corresponding bit configuration of the AFIO register is 100b.

Note 3: For CH32V006E8R6 and CH32V005E6R6 chips, the PA1 and PA6 pins are short-connected and sealed inside the chip, which forbids the two I/O to be configured as the output function.

Note 4: For CH32V006F8U6, CH32V006F8P6, CH32V005F6U6, CH32V005F6P6 and CH32V005D6U6 chips, the PA4 and PD7 pins are short-jointed and sealed inside the chip, and it is forbidden that both of the two IMAGO are configured as output functions.

# 2.3 Pin Alternate Functions

Note: The pin function descriptions in the table below are for all functions and do not relate to specific model products. Peripheral resources may vary between models, so please check the availability of this function according to the product model resource table before viewing.

Table 2-3 Pin alternate and remapping functions

Alternate Pin	ADC	TIM1	TIM2	USART	SYS	12C	SPI	OPA
		TIM1_CH1_9		USART1_TX_8				
PA0		TIM1_CH1N_4	TIM2_CH1_ETR_	USART1_TX_9				
IAU		TIM1_CH1N_5	5	USART2_CTS_2				
		TIM1_CH1N_6		USART2_CTS_3				
				USART1_RX_8				
		TIM1_CH2	TIM2_CH2_5	USART2_RTS_2				
PA1	ADC_IN1	TIM1_CH2_1	TIM2_CH2_6	USART2_RTS_3	XI		SPI_SCK_5	OPA_N0
		TIM1_CH2_9	111112_0112_0	USART2_RTS_4				
				USART2_RTS_5				
		TIM1_CH3_9						
		TIM1_CH2N	TIM2_CH3_5					
PA2	ADC_IN0	TIM1_CH2N_1	TIM2_CH3_6	USART2_TX_2	XO		SPI_MOSI_5	OPA_P0
	ADC_IETR_1	TIM1_CH2N_4	TIM2_CH3_7					
		TIM1_CH2N_5						
		TIM1_CH2N_6						
		TIM1_CH1_4						
		TIM1_CH1_5	TIM2_CH4_5					
PA3		TIM1_CH1_6	TIM2_CH4_6	USART2_RX_2				
		TIM1_CH4_9	TIM2_CH4_7					
		TIM1_CH1N_8						
				USART2_TX_1				
PA4				USART2_CTS				OPA_N2
				USART2_CTS_5				
				USART1_RTS_4				
D. 5				USART1_RTS_5				ODA OLUTA
PA5				USART2_RX_1				OPA_OUT1
				USART2_RX_6 USART2_RTS				
PA6				USART2_RTS USART2_TX_6				
PA0								
PA7		TIM1_BKIN_6		USART2_TX USART2_CTS_1	RST_1			
IA/		TIMIT_BKIN_0		USART2_CTS_6	K31_1			
		TIM1_CH2_4		C5/11(12_C15_0				
		TIM1_CH2_4 TIM1_CH2_5						
PB0		TIM1_CH2_6		USART2_TX_4			SPI_NSS_3	
		TIM1_CH2N_8						
		TIM1_CH3_4						
PB1		TIM1_CH3_6	TIM2_CH1_ETR_	USART2_RX_4			SPI_SCK_3	
		TIM1_CH3N_8	6					
		TIM1_CH4_6						
PB2		TIM1_BKIN_7					SPI_MISO_3	
								L

Alternate Pin	ADC	TIM1	TIM2	USART	SYS	I2C	SPI	OPA
		TIM1_BKIN_8						
		TIM1_BKIN_9						
				USART1_TX_5				
DD2		TIM1_BKIN_4		USART1_RX_4	CWCLV	120 001 4	CDI MICO 2	
PB3		TIM1_BKIN_5		USART2_RX	SWCLK	12C_SCL_4	SPI_MISO_2	
				USART2_RTS_1 USART2_RTS_6				
		TIM1_ETR_7		05/11(12_1(15_0				
PB4		TIM1_ETR_7 TIM1_ETR_8		USART1_RTS_6			SPI MOSI 6	
		TIM1_ETR_9		USART1_RTS_7				
							SPI_SCK_6	
PB5				USART1_TX_7		I2C_SCL_3	SPI_MISO_5	
DD.(			TD42 CH4 4	USART1_RX_7		120 004 2		
PB6			TIM2_CH4_4	USART2_CTS_4		I2C_SDA_3		
		TIM1_CH3_2	TIM2_CH1_ETR_					
PC0		TIM1_CH3_2 TIM1_CH1N_7	4	USART1_TX_3			SPI_NSS_1	
100		TIM1_CH1N_9	TIM2_CH3				SPI_MOSI_3	
			TIM2_CH3_1					
			TIM2_CH1_ETR_					
		TIM1_CH2N_7	1				CDI NICC	
PC1		TIM1_CH2N_9	TIM2_CH1_ETR_	USART1_RX_3		I2C_SDA	SPI_NSS	
		TIM1_BKIN_2 TIM1_BKIN_3	TIM2_CH2_4				SPI_NSS_5	
		TIVIT_BRIIV_5	TIM2_CH2_4 TIM2_CH4_2					
		TIM1_CH3N_7						
	ADC DETD	TIM1_CH3N_9		LICADEL DEC				
PC2	ADC_RETR_ 1	TIM1_BKIN	TIM2_CH2_2	USART1_RTS USART1_RTS_2		I2C_SCL		
	1	TIM1_BKIN_1						
		TIM1_ETR_3						
		TIM1_CH3						
		TIM1_CH3_1						
PC3		TIM1_CH3_5	TIM2_CH3_4	USART1_CTS_2				
		TIM1_CH1N_2						
		TIM1_CH1N_3 TIM1_CH1_3						
		TIM1_CH1_3 TIM1_CH1_7						
		TIM1_CH1_7 TIM1_CH1_8		USART1_RX_9			SPI_NSS_2	
PC4	ADC_IN2	TIM1_CH4		USART2_TX_5	MCO		SPI_NSS_6	
		TIM1_CH4_1						
		TIM1_CH2N_2						
		TIM1_CH2_7						
		TIM1_CH2_8	TIM2_CH1_ETR_				SPI_SCK	
PC5		TIM1_CH3_3	2	USART1_TX_6	RST_2	I2C_SCL_2	SPI_SCK_1	
		TIM1_ETR						
		TIM1_ETR_2						
no.c		TIM1_CH1_2		USART1_RX_6		120 02 4 2	SPI_MOSI	
PC6		TIM1_CH3_7		USART1_CTS_1		I2C_SDA_2	SPI_MOSI_1	
		TIM1_CH3_8		USART1_CTS_3				

Alternate Pin	ADC	TIM1	TIM2	USART	SYS	I2C	SPI	OPA
		TIM1_CH3N_3						
		TIM1_CH2_2		USART1_CTS_6			SDI MISO	
PC7		TIM1_CH2_3	TIM2_CH2_3	USART1_CTS_7			SPI_MISO	
PC/		TIM1_CH4_7	11M2_CH2_3	USART1_RTS_1			SPI_MISO_1 SPI_MISO_6	
		TIM1_CH4_8		USART1_RTS_3			SPI_MISO_0	
		TIM1_CH1N						
		TIM1_CH1N_1						
PD0		TIM1_CH3N_4		USART1_TX_2		I2C_SDA_1		OPA_N1
		TIM1_CH3N_5						
		TIM1_CH3N_6						
		TIM1_CH4_4						
		TIM1_CH4_5		USART1_TX_4				
PD1	ADC_IETR	TIM1_CH3N		USART1_RX_2	SWIO	I2C_SCL_1		OPA_P3
	_	TIM1_CH3N_1		USART1_RX_5	SWDIO	I2C_SDA_4		_
		TIM1_CH3N_2		USART2_RX_5				
		TIM1_CH1						
PD2	ADC_IN3	TIM1_CH1_1	TIM2_CH3_2	USART1_CTS_8			SPI_SCK_2	
		TIM1_CH2N_3		USART2_TX_3				
			TIM2_CH1_ETR_					
	ADC_IN4		7	USART1_CTS			SPI_NSS_4	
PD3	ADC_RETR	TIM1_CH4_2	TIM2_CH2	USART1_RTS_8			SPI_MOSI_2	OPA_P2
	_		TIM2_CH2_1	USART2_RX_3				
		TIM1_CH4_3						
		TIM1_ETR_1						
PD4	ADC_IN7	TIM1_ETR_4	TIM2_CH1_ETR	USART1 RTS 9			SPI_SCK_4	OPA_OUT0
		TIM1_ETR_5	TIM2_CH2_7	00111111_1110_5				
		TIM1_ETR_6						
				USART1_TX				
PD5	ADC_IN5		TIM2_CH4_3	USART1_RX_1			SPI_MISO_4	
	_			USART1_CTS_9				
				USART1_TX_1				
PD6	ADC_IN6		TIM2_CH3_3	USART1_RX			SPI_MOSI_4	
DC 5			TIM2_CH4	USART1_CTS_4	D.C.T.			074 71
PD7			TIM2_CH4_1	USART1_CTS_5	RST			OPA_P1
<u> </u>								

# **Chapter 3 Electrical Characteristics**

#### 3.1 Test Condition

Unless otherwise specified and marked, all voltages are based on Vss.

All minimum and maximum values will be guaranteed under the worst ambient temperature, supply voltage and clock frequency. Typical values are based on room temperature  $25^{\circ}$ C and  $V_{DD}$ =3.3V or 5V for design guidance.

Data obtained through comprehensive evaluation, design simulation or process characteristics will not be tested on the production line. On the basis of comprehensive evaluation, the minimum and maximum values are obtained through sample testing. Unless the special instructions are measured, the characteristic parameters are guaranteed by comprehensive evaluation or design.

Power supply scheme:

Figure 3-1 Typical circuit for conventional power supply

# 3.2 Absolute Maximum Ratings

Stresses at or above the absolute maximum ratings listed in the table below may cause permanent damage to the device.

Symbol Description Min. Max. Unit 85 °C  $T_A$ Ambient temperature during operation -40  $T_{S}$ °C Ambient temperature during storage -40 125  $V_{DD}$ - $V_{SS}$ V External main supply voltage (V<sub>DD</sub>) -0.3 5.5 V Input voltage on the I/O pin  $V_{SS}$ -0.3  $V_{DD}+0.3$  $V_{IN}$  $|\triangle V_{DD}|_x$ Variations between different main power supply pins 50 mV 50 mV  $|\triangle V_{SS}|_x$ Variations between different ground pins V Electrostatic discharge voltage (HBM) of ordinary I/O pin 4K  $V_{ESD(HBM)}$ 

Table 3-1 Absolute maximum ratings

$I_{\mathrm{VDD}}$	Total current of all V <sub>DD</sub> main power pins	100	mA
$I_{ m VSS}$	Total current of all V <sub>SS</sub> common ground pins	200	mA
т	Sink current on any I/O and control pin	30	
I <sub>IO</sub> Output current on any I/O and cor	Output current on any I/O and control pin	-30	
ī	XI pin of HSE	+/-4	mA
$I_{ m INJ(PIN)}$	Injected current on other pins	+/-4	
$\sum I_{\mathrm{INJ(PIN)}}$	Total injected current on all I/Os and control pins	+/-20	

# 3.3 Electrical Characteristics

# 3.3.1 Operating Conditions

Table 3-2 General operating conditions

Symbol	Parameter Parameter	Condition	Min.	Max.	Unit
F <sub>HCLK</sub>	Internal system bus frequency	Condition	111111	1710/11	
or F <sub>SYS</sub>	Or microprocessor main frequency			48	MHz
V	Standard or anoting valtage	ADC feature is not used	1.9	5.5	V
$V_{ m DD}$	Standard operating voltage	Use the ADC feature	2.4	5.5	V
TA	Ambient temperature		-40	85	°C
$T_{\mathrm{J}}$	Junction temperature range		-40	105	°C

Table 3-3 Power-on and power-down conditions

Symbol	Parameter	Condition	Min.	Max.	Unit
tvnn	V <sub>DD</sub> rise time rate		0	$\infty$	us/V
	V <sub>DD</sub> fall time rate		20	∞	us/V

# 3.3.2 Embedded Reset and Power Control Block Characteristics

Table 3-4 Reset and voltage monitor (For PDR, select high threshold gear)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		PLS[1:0] = 00 (rising edge)		1.86		V
<b>17</b> (1)	Programmable voltage	PLS[1:0] = 00 (falling edge)		1.85		v
$V_{PVD}^{(1)}$	detector level selection	PLS[1:0] = 01 (rising edge)		2.22		V
		PLS[1:0] = 01 (falling edge)		2.21		V

		PLS[1:0] = 10 (rising edge)		2.42		V
		PLS[1:0] = 10 (falling edge)		2.4		V
		PLS[1:0] = 11 (rising edge)		2.64		V
		PLS[1:0] = 11 (falling edge)		2.59		v
$V_{PVDhyst}$	PVD hysteresis		5	20	6	mV
V	Power-on/power-down	Rising edge	1.6	1.76	1.96	V
V <sub>POR/PDR</sub>	reset threshold	Falling edge	1.54	1.68	1.9	V
$ m V_{PDRhyst}$	PDR hysteresis		60	80	100	mV
	Power on reset	RST_MODE[1:0] = 11		2		ms
t <sub>RSTTEMPO</sub>	Other resets			300		us

Note: 1. Normal temperature test value.

# 3.3.3 Embedded Reference Voltage


Unit Symbol Parameter Condition Min. Тур. Max. **V**<sub>REFINT</sub> Internal reference voltage  $T_A = -40^{\circ}C \sim 85^{\circ}C$ 1.2 V ADC sampling time when Slow sampling is 3 240 reading the internal  $1/f_{ADC}$ Ts vrefint recommended. reference voltage

Table 3-5 Embedded reference voltage

#### 3.3.4 Supply Current Characteristics

Current consumption is a comprehensive index of a variety of parameters and factors. These parameters and factors include operating voltage, ambient temperature, I/O pin load, the software configuration of the product, the operating frequency, flip rate of the I/O pin, the location of the program in memory and the executed code, etc. The current consumption measurement method is as follows:

Figure 3-2 Current consumption measurement



The microcontroller is in the following conditions:

In the case of room temperature  $V_{DD} = 3.3 V$  or 5V, during the test: all I/O ports are configured with pull-down input, HSI = 24MHz (calibrated), and the bit LDO\_MODE = 10 of register PWR\_CTLR. Enable or disable the power consumption of all peripheral clocks.

Table 3-6-1 Typical current consumption in Run mode, data processing code runs from the internal Flash ( $V_{DD} = 3.3V$ )

			Condition		Ту	p.		
Symbol	Parameter	HSI/HSE	HSI_LP	F <sub>HCLK</sub>	All peripherals enabled	All peripherals disabled	Unit	
		Runs on the	V	$F_{HCLK} = 48MHz$	3.91	3.00		
		high-speed		$F_{HCLK} = 24MHz$	2.82	2.36		
		external clock		$F_{HCLK} = 16MHz$	2.33	2.03		
			(HSE) (HSE_SI		$F_{HCLK} = 8MHz$	2.03	1.88	
	Supply	= 01, HSE_LP = 1)			$F_{HCLK} = 750 \text{KHz}$	1.25	1.24	
$I_{DD}^{(1)}$	current in			$F_{HCLK} = 48MHz$	3.52	2.58	mA	
	Run mode	Runs on the		$F_{HCLK} = 24MHz$	2.44	1.97		
		high-speed	0	$F_{HCLK} = 16MHz$	1.95	1.64		
			internal RC		$F_{HCLK} = 8MHz$	1.66	1.51	
		oscillator (HSI)		$F_{HCLK} = 750KHz$	0.88	0.87		
			1	$F_{HCLK} = 40 \text{KHz}$	0.55	0.55		

Note: The above are measured parameters.

Table 3-6-2 Typical current consumption in Run mode, data processing code runs from the internal Flash ( $V_{DD} = 5V$ )

		Condition			Ту		
Symbol	Parameter	HSI/HSE	HSI_LP	F <sub>HCLK</sub>	All peripherals	All peripherals disabled	Unit
					Chabled	disabled	
		D		$F_{HCLK} = 48MHz$	3.94	3.01	
	G 1	Runs on the high-		$F_{HCLK} = 24MHz$	2.85	2.39	
<b>T</b> (1)	Supply	speed external	37	F <sub>HCLK</sub> = 16MHz	2.35	2.05	
$I_{DD}^{(1)}$	current in	clock (HSE)	X	$F_{HCLK} = 8MHz$	2.05	1.91	mA
	Run mode	$(HSE\_SI = 01,$ $HSE LP = 1)$		F <sub>HCLK</sub> =	1.27	1.27	•
		HSE_EI = 1)		750KHz	1.27	1.27	

		F <sub>HCLK</sub> = 48MHz	3.55	2.59	
		$F_{HCLK} = 24MHz$	2.47	1.98	
Runs on the high-	0	$F_{HCLK} = 16MHz$	1.98	1.65	
speed internal RC	1 RC	$F_{HCLK} = 8MHz$	1.69	1.52	
oscillator (HSI)		$F_{HCLK} = 750KHz$	0.89	0.87	
	1	$F_{HCLK} = 40 \text{KHz}$	0.56	0.56	

Note: The above are measured parameters.

Table 3-7-1 Typical current consumption in Sleep mode, data processing code runs from internal Flash or SRAM ( $V_{DD} = 3.3V$ )

			Condition	3.3 ( )	Ту	p.	
Symbol	Parameter	HSI/HSE	HSI_LP	F <sub>HCLK</sub>	All peripherals enabled	All peripherals disabled	Unit
		Runs on the		$F_{HCLK} = 48MHz$	2.55	1.62	
		high-speed		$F_{HCLK} = 24MHz$	1.82	1.37	
	Supply	upply external clock	X	$F_{HCLK} = 16MHz$	1.67	1.37	
	current in (HSE)	Λ	$F_{HCLK} = 8MHz$	1.39	1.25		
	Sleep mode (In this case,	(HSE_SI = 01, HSE_LP = 1)		F <sub>HCLK</sub> = 750KHz	1.19	1.19	
$I_{DD}^{(1)}$	peripheral	IISL_LI - I)		$F_{HCLK} = 48MHz$	2.15	1.24	mA
	power			$F_{HCLK} = 24MHz$	1.44	0.99	
	supply and	Runs on the	0	F <sub>HCLK</sub> = 16MHz	1.29	0.99	
	clock are	internal RC oscillator (HSI)	0	$F_{HCLK} = 8MHz$	1.01	0.87	
	maintained)			$F_{HCLK} = 750KHz$	0.82	0.81	
			1	$F_{HCLK} = 40 \text{KHz}$	0.55	0.55	

Note: The above are measured parameters.

Table 3-7-2 Typical current consumption in Sleep mode, data processing code runs from internal Flash or SRAM

 $(V_{DD} = 5V)$ 

			Condition	DD - 3 V )	Ту	p.		
Symbol	Parameter	HSI/HSE	HSI_LP	FHCLK	All peripherals	All peripherals disabled	Unit	
	Supply current in	Runs on the		$F_{HCLK} = 48MHz$	2.58	1.65		
		high-speed		$F_{HCLK} = 24MHz$	1.85	1.40		
			external clock	v	F <sub>HCLK</sub> = 16MHz	1.70	1.40	
		(HSE)	X	F <sub>HCLK</sub> = 8MHz	1.42	1.27		
	Sleep mode (In this	(HSE_SI = 01, HSE_LP = 1)		$F_{HCLK} = 750KHz$	1.22	1.22		
$I_{DD}^{(1)}$	case,			$F_{HCLK} = 48MHz$	2.16	1.25	mA	
	peripheral	D 4		F <sub>HCLK</sub> = 24MHz	1.46	1.00		
	power supply and	Runs on the	0	F <sub>HCLK</sub> = 16MHz	1.30	0.99		
	clock are	high-speed	0	$F_{HCLK} = 8MHz$	1.02	0.87		
	maintained)	internal RC oscillator (HSI)		F <sub>HCLK</sub> = 750KHz	0.82	0.81		
			1	$F_{HCLK} = 40 \text{KHz}$	0.56	0.55		

Note: The above are measured parameters.

Table 3-8 Typical current consumption in Standby mode

		Condition Condition				
Symbol	Parameter	Independent watchdog	LSI	$ m V_{DD}$	Тур.	Unit
	Supply current in Standby mode	Enable Enable	3.3V	9.69		
			Disable	5V	10.14	uA
			E., -1.1-	3.3V	9.72 10.20	
${ m I}_{ m DD}$			Enable	5V		
		Disable D	D:1-1-	3.3V	9.22	
			Disable	5V	9.68	
		Disable	Enable	3.3V	9.67	

		5V	10.14	

Note: The above are measured parameters.

### 3.3.5 External Clock Source Characteristics

Table 3-9 From external high-speed clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F <sub>HSE_ext</sub>	External clock frequency		3	24	32	MHz
V <sub>HSEH</sub> <sup>(1)</sup>	XI input pin high level voltage		$0.8 V_{DD}$		$V_{DD}$	V
V <sub>HSEL</sub> <sup>(1)</sup>	XI input pin low-level voltage		0		$0.2 V_{\mathrm{DD}}$	V
$C_{in(HSE)}$	XI input capacitance			5		pF
DuCy <sub>(HSE)</sub>	Duty cycle		40	50	60	%
$I_{\rm L}$	XI input leakage current				±1	uA

Note: 1. Failure to meet this condition may cause level recognition error.

Figure 3-3 External high-frequency clock source circuit




Table 3-10 High-speed external clock generated from a crystal/ceramic resonator

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$F_{XI}$	Resonator frequency		3	24	32	MHz
$R_{\mathrm{F}}$	Feedback resistor (no external)			250		kΩ
C <sub>LOAD</sub>	$\begin{tabular}{ll} Recommended & load \\ capacitance and corresponding \\ crystal series impedance $R_S$ \\ \end{tabular}$	$R_S = 60\Omega^{(1)}$		20		pF
$I_{ m HSE}$	HSE drive current	HSE_LP = 0, 20p load		0.91		mA
		HSE_LP = 1, 20p load		0.48		
$g_{\mathrm{m}}$	Oscillator transconductance	Startup		21		mA/V


Note: 1. 25M crystal ESR is recommended not more than  $80\Omega$ , less than 25m can be appropriately relaxed.

2. Startup time refers to the time difference between when HSEON is turned on and when HSERDY is set.

#### Circuit reference design and requirements:

The load capacitance of the crystal is subject to the recommendation of the crystal manufacturer, generally  $C_{L1} = C_{L2}$ .

Figure 3-4 Typical circuit of external 24M crystal



#### 3.3.6 Internal Clock Source Characteristics

Table 3-11 Internal high-speed (HSI) RC oscillator characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
E	E.,	HSI_LP = 0		24		MHz
F <sub>HSI</sub>	Frequency (after calibration)	HSI_LP = 1	30	42	58	KHz
DuCy <sub>HSI</sub>	Duty cycle		45	50	55	%
		$HSI_LP = 0$ ,	-1.8		1.8	%
ACC <sub>HSI</sub>	Accuracy of HSI oscillator (after calibration)	$TA = 0$ ° $C \sim 70$ ° $C$	-1.0		1.0	70
ACCHSI		$HSI_LP = 0$ ,	-3		2.5	%
		$TA = -40^{\circ}C \sim 85^{\circ}C$	-5		2.3	70
$t_{SU(HSI)}^{(1)}$	HSI oscillator startup			3	8	us
tsu(HSI)	stabilization time			<i>y</i>	0	us
Innavar	HSI oscillator power consumption	HSI_LP = 0		200		uA
$I_{\mathrm{DD(HSI)}}$	1131 oscillator power consumption	HSI_LP = 1		8.5		uA

Note: 1. Register RCC CTLR HSION is set to 1 and wait for HSIRDY to be set to 1.

Table 3-12 Internal low-speed (LSI) RC oscillator characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$F_{LSI}$	Frequency		90	128	172	KHz

DuCy <sub>LSI</sub>	Duty cycle	45	50	55	%
t <sub>SU(LSI)</sub> <sup>(1)</sup>	LSI oscillator startup stabilization time		30	100	us
I <sub>DD(LSI)</sub> <sup>(1)</sup>	LSI oscillator power consumption		550		nA

Note: 1. Register RCC\_CTLR LSION is set to 1 and wait for LSIRDY to be set to 1.

# 3.3.7 Wakeup Time from Low-power Mode

Table 3-13 Wakeup time from low-power mode<sup>(1)</sup>

Symbol	Parameter	Condition	Тур.	Unit
twusleep	Wakeup from Sleep mode	Wake up using HSI RC clock	10	us
t <sub>WUSTDBY</sub>	Wakeup from Standby mode	LDO stabilization time + HSI RC clock wake up	250	us

Note: The above are measured parameters.

# 3.3.8 Memory Characteristics

Table 3-14 Flash memory characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>prog_page</sub>	Page (256 bytes) program time			1.5	2.0	ms
t <sub>erase_page</sub>	Page (256 bytes) erase time			2.5	3.0	ms
t <sub>erase_sec</sub>	Sector (1K bytes) erase time			2.7	3.3	ms

Table 3-15 Flash memory endurance and data retention

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$N_{END}$	Erase and write times	$T_A = 25$ °C	100K			Times
$t_{ m RET}$	Data retention period		10			Years

## 3.3.9 I/O Port Characteristics

Table 3-16 General-purpose I/O static characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
N/	Standard I/O pin, input high level		0.20*(V <sub>DD</sub> -		V +0.2	V
$V_{ m IH}$	voltage		2.7)+1.55		$V_{DD}+0.3$	v
W	Standard I/O pin, input low-level		0.2		0.20*(V <sub>DD</sub> -	V
$V_{ m IL}$	voltage		-0.3		2.7)+0.65	v

$V_{ m hys}$	Schmitt trigger voltage hysteresis	150			mV
$I_{ m lkg}$	Input leakage current			1	uA
$R_{PU}$	Pull-up equivalent resistance	35	45	55	kΩ
R <sub>PD</sub>	Pull-down equivalent resistance	35	45	55	kΩ
$C_{IO}$	I/O pin capacitance		5		pF

#### Output drive current characteristics

GPIO (General-Purpose Input/Output Port) can sink or output up to  $\pm 8$ mA current, and sink or output  $\pm 20$ mA current (not strictly to  $V_{OL}/V_{OH}$ ). In user applications, the total driving current of all I/O pins cannot exceed the absolute maximum ratings given in Section 3.2:

Table 3-17 Output voltage characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
$V_{\mathrm{OL}}$	Output low level, 8 pins input current			0.4	
V <sub>OH</sub>	Output high level, 8 pin output current	TTL port, $I_{IO} = +8\text{mA}$ $2.7\text{V} < V_{DD} < 5.5\text{V}$	V <sub>DD</sub> -		V
$V_{OL}$	Output low level, 8 pins input current	CMOS port, I <sub>IO</sub> = +8mA		0.4	V
$V_{\mathrm{OH}}$	Output high level, 8 pin output current	2.7V< V <sub>DD</sub> <5.5V	2.3		V
V <sub>OL</sub>	Output low level, 8 pins input current	1 120 4		1.3	
VoH	Output high level, 8 pin output current	$\begin{cases} I_{IO} = +20 \text{mA} \\ 2.7 \text{V} < V_{DD} < 5.5 \text{V} \end{cases}$	V <sub>DD</sub> -		V

Note: The sum of current must not exceed the absolute maximum rating given in Section 3.2 of the table if more than one I/O pin is driven at the same time in the above conditions. When multiple I/O pins are driven at the same time, the current on the power supply/ground wire point is very large, which will cause the voltage drop so that the voltage of the internal I/O cannot reach the power supply voltage in the meter, resulting in the drive current less than the nominal value.

Table 3-18 Input/output AC characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
F <sub>max(IO)out</sub>	Maximum frequency	$CL = 50pF, V_{DD} = 2.7-5.5V$		30	MHz
$t_{f(IO)out}$	Output high to low fall time	$CL = 50pF, V_{DD} = 2.7-5.5V$		10	ns
$t_{r(IO)out}$	Output low to high rise time	$CL = 50pF, V_{DD} = 2.7-5.5V$		10	ns
$t_{\mathrm{EXTIpw}}$	The EXTI controller detects the pulse		10		ns

İ	width of the external signal		
	width of the external signal		

Note: Above parameters are guaranteed by design.


## 3.3.10 NRST Pin Characteristics

Table 3-19 External reset pin characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V	RST input low-level voltage		-0.3		0.20*(V <sub>DD</sub> -	V
V <sub>IL(RST)</sub>			-0.5		2.7)+0.65	v
V	PCT input high lovel voltage		0.20*(V <sub>DD</sub> -		V <sub>DD</sub> +0.3	V
V <sub>IH(RST)</sub>	RST input high-level voltage		2.7)+1.55		V DD+0.3	v
V	NRST Schmitt Trigger voltage		150			mV
$V_{hys(RST)}$	hysteresis		150			III V
$R_{PU}$	Pull-up equivalent resistance		35	45	55	kΩ
V	RST input can be filtered pulse				100	<b>n</b> a
$V_{F(RST)}$	width				100	ns
V	RST input cannot be filtered		300			ng
V <sub>NF(RST)</sub>	pulse width		300			ns

Circuit reference design and requirements:

Figure 3-5 Typical circuit of external reset pin



Note: The capacitance in the figure is optional and can be used to filter out key jitter.

## 3.3.11 TIM Timer Characteristics

Table 3-20 TIMx characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit

t <sub>res(TIM)</sub> F <sub>EXT</sub> R <sub>esTIM</sub> t <sub>COUNTER</sub>	Timer reference clock		1		t <sub>TIMxCLK</sub>
	Timer reference clock	$f_{TIMxCLK} = 48MHz$	20.8		ns
F <sub>EXT</sub>	Timer external clock frequency on		0	f <sub>TIMxCLK</sub> /2	MHz
	CH1 to CH4	$f_{TIMxCLK} = 48MHz$	0	24	MHz
$R_{esTIM}$	Timer resolution			16	bit
	16-bit counter clock cycle when the		1	65536	t <sub>TIMxCLK</sub>
R <sub>esTIM</sub>	internal clock is selected	$f_{TIMxCLK} = 48MHz$	0.0208	1363	us
	Maximum nassible count			65535	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	Maximum possible count	$f_{TIMxCLK} = 48MHz$		1363	us

# 3.3.12 I2C Interface Characteristics

Figure 3-6 I2C bus timing diagram


Table 3-21 I2C interface characteristics

Symbol	Parameter	Standa	ard I2C	Fast	I2C	Unit
Symbol	T drameter	Min.	Max.	Min.	Max.	Omi
$t_{w(SCKL)}$	SCL clock low-level time	4.7		1.2		us
$t_{w(SCKH)}$	SCL clock high-level time	4.0		0.6		us
t <sub>SU(SDA)</sub>	SDA data setup time	250		100		ns
$t_{h(\mathrm{SDA})}$	SDA data hold time	0		0	900	ns
$t_{r(SDA)}/t_{r(SCL)}$	SDA and SCL rise time		1000	20		ns
$t_{f(SDA)}/t_{f(SCL)}$	SDA and SCL fall time		300			ns
$t_{h(STA)}$	Start condition hold time	4.0		0.6		us
t <sub>SU(STA)</sub>	Repeated start condition setup time	4.7		0.6		us

t <sub>SU(STO)</sub>	Stop condition setup time	4.0		0.6		us
$t_{w(STO:STA)}$	Time from stop condition to start condition (bus free)	4.7		1.2		us
C <sub>b</sub>	Capacitive load for each bus		400		400	pF

# 3.3.13 SPI Interface Characteristics

Figure 3-7 SPI timing diagram in Master mode



NSS Input  $t_{\text{h(NSS)}}$  $t_{r(SCK)}$  $t_{f(SCK)}$ SCK Input  $t_{su(NSS)}$ CPHA=0 CPOL=0 CPHA=0. CPOL=1  $t_{\mathsf{a}(SO)}$  $t_{V(SO)}$ -t<sub>h(SO)</sub> t<sub>dis(SO)</sub> MISO Output-Output highest bit Output 6-1 bit Output lowest bit \_ \_t<sub>h(SI)</sub> \_ t<sub>su(SI)</sub>-MOSI Input Input highest bit Input 6-1 bit Input lowest bit

Figure 3-8 SPI timing diagram in Slave mode (CPHA = 0)

Figure 3-9 SPI timing diagram in Slave mode (CPHA = 1)




Table 3-22 SPI interface characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
£ /4	CDI ala alt faranzanav	Slave mode		24	MHz
$ m f_{SCK}/t_{SCK}$	SPI clock frequency	Slave mode		24	MHz
$t_{r(SCK)}/t_{f(SCK)}$	SPI clock rise and fall time	Load capacitance: C = 30pF		10	ns
t <sub>SU(NSS)</sub>	NSS setup time	Slave mode	2t <sub>HCLK</sub>		ns

$t_{h(\mathrm{NSS})}$	NSS hold time	Slave mode		2t <sub>HCLK</sub>		ns
t/t	SCK high and low time	Master mode, i	$f_{HCLK} = 24MHz$ ,	70	97	na
$t_{w(SCKH)}/t_{w(SCKL)}$	Prescaler factor = 4		/0	97	ns	
			HSRXEN = 0	15		
$t_{ m SU(MI)}$		Master mode	HODVEN 1	15-		ns
	Data input setup time		HSRXEN = 1	0.5t <sub>SCK</sub>		
$t_{\mathrm{SU}(\mathrm{SI})}$		Slave mode		4		ns
,	Data input hold time	N	HSRXEN = 0	-4		
$t_{ m h(MI)}$		Master mode	HSRXEN = 1	0.5t <sub>SCK</sub> -4		ns
$t_{h(\mathrm{SI})}$		Slave mode		4		ns
$t_{a(SO)}$	Data output access time	Slave mode, f <sub>HC</sub>	$c_{LK} = 20 MHz$	0	1t <sub>HCLK</sub>	ns
$t_{ m dis(SO)}$	Data output disable time	Slave mode		0	10	ns
$t_{\mathrm{V(SO)}}$	D. ( ) ( ) ( ) ( )	Slave mode (Af	ter enable edge)		15	ns
t <sub>V(MO)</sub>	Data output valid time	Master mode (After enable edge)			5	ns
t <sub>h(SO)</sub>	Data autumt hald time	Slave mode (Af	Slave mode (After enable edge)			ns
$t_{h(MO)}$	Data output hold time	Master mode (A	.fter enable edge)	0		ns

# 3.3.14 10-bit ADC Characteristics

Table 3-23 ADC characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
	S	$f_S < 1MHz$	2.4		5.5	V
$ m V_{DD}$	Supply voltage	$f_S = 3MHz$	4.5		5.5	V
T	ADC supply current	$f_S = 3MHz$		0.67		mA
$I_{ m DDA}$	(Without buffer)	$f_S = 1MHz$		0.21		mA
т	ADC buffer own current	ADC_LP = 0		0.68		mA
$ m I_{BUF}$		ADC_LP = 1		0.13		mA
$f_{ m ADC}$	ADC clock frequency			16	48	MHz
$f_{\mathrm{S}}$	Sampling rate		0.06		3	MHz
C		$f_{ADC} = 16MHz$			900	KHz
$f_{ m TRIG}$	External trigger frequency	$f_{ADC} = 48MHz$			2.7	MHz

					18	1/f <sub>ADC</sub>
$V_{AIN}$	Switching voltage range		0		$V_{DD}$	V
R <sub>AIN</sub>	External input impedance				50	kΩ
R <sub>ADC</sub>	Sampling switch resistance			0.6	1.5	kΩ
$C_{ADC}$	Internal sample and hold capacitance			4		pF
<b>.</b>	Calibration time	$f_{ADC} = 16MHz$			6.25	us
$t_{\mathrm{CAL}}$	Canoration time				100	1/f <sub>ADC</sub>
		$f_{ADC} = 16MHz$			0.125	us
$t_{\mathrm{Iat}}$	Injection trigger conversion delay	$f_{ADC} = 48MHz$			0.042	us
					2	1/f <sub>ADC</sub>
	Communication of the communication	$f_{ADC} = 16MHz$			0.125	us
$t_{\mathrm{Iatr}}$	Conventional trigger conversion	$f_{ADC} = 48MHz$			0.042	us
	delay	sistance and hold $f_{ADC} = 16 \text{MHz}$ $f_{ADC} = 16 \text{MHz}$ $f_{ADC} = 48 \text{MHz}$ $f_{ADC} = 48 \text{MHz}$ $f_{ADC} = 48 \text{MHz}$ $f_{ADC} = 48 \text{MHz}$ $0.218$ $3.5$ $f_{ADC} = 48 \text{MHz}$ $0.073$ $3.5$ $f_{ADC} = 48 \text{MHz}$ $0.073$ $3.5$ $f_{ADC} = 48 \text{MHz}$ $0.33$		2	1/f <sub>ADC</sub>	
		$f_{ADC} = 16MHz$	0.218		14.97	us
_	Compliant disco		3.5		239.5	1/f <sub>ADC</sub>
$t_{\rm s}$	Sampling time	$f_{ADC} = 48MHz$	0.073		0.739	us
			3.5		35.5	1/f <sub>ADC</sub>
t <sub>STAB</sub>	Power-on time				1	us
		$f_{ADC} = 16MHz$	1		15.75	us
	Total conversion time (including		16		252	1/f <sub>ADC</sub>
$t_{CONV}$	sampling time)	$f_{ADC} = 48MHz$	0.33		1	us
			16		48	1/f <sub>ADC</sub>

Note: Above parameters are guaranteed by design.

Formula: Maximum  $R_{\text{AIN}}$ 

The above formula is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N = 12 (represents a 12-bit resolution).

Table 3-24-1 Maximum  $R_{AIN}$  when  $f_{ADC} = 16MHz$ 

T <sub>S</sub> (Cycle)	t <sub>S</sub> (us)	Maximum $R_{AIN}(k\Omega)$
3.5	0.22	4
7.5	0.47	10
13.5	0.84	20
28.5	1.78	45
41.5	2.59	65
55.5	3.47	/
71.5	4.47	/
239.5	14.97	/

Table 3-24-2 Maximum  $R_{AIN}$  (High-speed) when  $f_{ADC} = 48MHz$ 

T <sub>S</sub> (Cycle)	t <sub>S</sub> (us)	Maximum $R_{AIN}(k\Omega)$
3.5	0.073	1.5
7.5	0.16	3
11.5	0.24	5
19.5	0.41	9
35.5	0.74	17
55.5	1.16	28
71.5	1.49	37
239.5	4.99	/

Table 3-25 ADC error ( $f_{ADC} = 16MHz$ , ADC\_LP = 1)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
ЕО	Offset error	D < 10kO	±1		±2	
ED	Differential nonlinear error	$R_{AIN} < 10k\Omega,$	±1		±2	LSB
EL	Integral nonlinear error	$V_{DD} = 5V$	±1		±2	

Note: Above parameters are guaranteed by design.

 $C_p$  represents the parasitic capacitance on the PCB and the pad (about 5pF), which may be related to the quality of the pad and PCB layout. A larger  $C_p$  value will reduce the conversion accuracy, the solution is to reduce the  $f_{ADC}$ 

value.

Figure 3-10 ADC typical connection diagram





Figure 3-11 Analog power supply and decoupling circuit reference



## 3.3.15 OPA characteristics

Table 3-26-1 OPA characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$ m V_{DD}$	Supply voltage	No less than 2.5V is recommended	1.9	5	5.5	V
$ m V_{CMIR}$	Common mode input voltage		0		$V_{DD}$	V
V <sub>IOFFSET</sub>	Input offset voltage			3	12	mV
$I_{LOAD}$	Drive current	$R_{LOAD} = 4k\Omega$			1.4	mA
I <sub>LOAD_PGA</sub>	PGA mode drive current				500	uA
I <sub>DDOPAMP</sub>	Current consumption	No load, static mode		210		uA
CMRR <sup>(1)</sup>	Common mode rejection ratio	@1kHz		96		dB
PSRR <sup>(1)</sup>	Power supply rejection ratio	@1kHz		82		dB
Av <sup>(1)</sup>	Open loop gain	$C_{LOAD} = 5pF$		110		dB
$G_{BW}^{(1)}$	Unit gain bandwidth	$C_{LOAD} = 5pF$		12		MHz

$P_{M}^{(1)}$	Phase margin	$C_{LOAD} = 5pF$		75		0
$S_R^{(1)}$	Slew rate limited	$C_{LOAD} = 5pF$		10		V/us
t <sub>WAKUP</sub> (1)	Setup time from shutdown to wake up, 0.1%	Input $V_{DD}/2$ , $C_{LOAD} = 50 pF$ , $R_{LOAD} = 4k\Omega$			1	us
R <sub>LOAD</sub>	Resistive load		4			kΩ
$C_{LOAD}$	Capacitive load				50	pF
V <sub>OHSAT</sub> <sup>(2)</sup>	High saturation output voltage	$R_{LOAD} = 4k\Omega$ $R_{LOAD} = 20k\Omega$	V <sub>DD</sub> -160 V <sub>DD</sub> -35			mV
V <sub>OLSAT</sub> <sup>(2)</sup>	Low saturation output voltage	$R_{LOAD} = 4k\Omega$ $R_{LOAD} = 20k\Omega$			25 5	mV
	Output DC bias voltage in			V <sub>DD</sub> /2		V
$V_{\mathrm{B}}$	PGA mode			V <sub>DD</sub> /2		V
	PGADIF = 0 mode in phase	Gain = 4/8/16, PC5 = GND	-3		3	%
		$Gain = 4, V_{INP} < (V_{DD}/3)$	-1		1	%
PGA Gain <sup>(1)</sup>		$\begin{array}{llllllllllllllllllllllllllllllllllll$	-1		1	%
	Internal in-phase PGA	$Gain = 16, V_{INP} < (V_{DD}/15)$	-1		1	%
		$Gain = 32, V_{INP} < (V_{DD}/31)$	-1		1	%
$V_{\mathrm{B}}$	Output DC bias voltage in PGA mode			$V_{DD}/2$		V
Delta R	Absolute value change of resistance		-15		15	%
eN <sup>(1)</sup>	Equivalent input noise	$R_{LOAD} = 4k\Omega@1kHz$ $R_{LOAD} = 20k\Omega@1KHz$		100		nV/ sqrt(Hz)

Note: 1. Design parameters are guaranteed.

# 2. The load current limits the saturated output voltage.

Table 3-26-2 OPA characteristics (High-speed mode)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
$V_{DD}$	Supply voltage		2.5	5	5.5	V	
$V_{\text{CMIR}}$	Common mode input voltage		0		$V_{DD}$	V	
V <sub>IOFFSET</sub>	Input offset voltage			3	12	mV	
$I_{LOAD}$	Drive current	$R_{LOAD} = 4k\Omega$			1.4	mA	
I <sub>LOAD_PGA</sub>	PGA mode drive current				500	uA	
I <sub>DDOPAMP</sub>	Current consumption	No load, static mode		800		uA	
CMRR <sup>(1)</sup>	Common mode rejection ratio	@1kHz		96		dB	
PSRR <sup>(1)</sup>	Power supply rejection ratio	@1kHz		82		dB	
Av <sup>(1)</sup>	Open loop gain	$C_{LOAD} = 5pF$		115		dB	
$G_{BW}^{(1)}$	Unit gain bandwidth	$C_{LOAD} = 5pF$		64		MHz	
$P_{M}^{(1)}$	Phase margin	$C_{LOAD} = 5pF$		72		0	
$S_R^{(1)}$	Slew rate limited	$C_{LOAD} = 5pF$		36		V/us	
t <sub>WAKUP</sub> <sup>(1)</sup>	Setup time from shutdown to wake up, 0.1%	Input $V_{DD}/2$ , $C_{LOAD}$ = 50pF, $R_{LOAD} = 4k\Omega$			1	us	
R <sub>LOAD</sub>	Resistive load		4			kΩ	
$C_{LOAD}$	Capacitive load				20	pF	
V <sub>OHSAT</sub> <sup>(2)</sup>	High saturation output voltage	$R_{LOAD} = 4k\Omega$	V <sub>DD</sub> -			mV	
		$R_{LOAD} = 20k\Omega$	V <sub>DD</sub> -35				
V <sub>OLSAT</sub> <sup>(2)</sup>	Low saturation output voltage	$R_{LOAD} = 4k\Omega$			25	mV	
V OLSAT` /	Low saturation output voltage	$R_{LOAD} = 20k\Omega$			5	111 V	
PGA	PGADIF = 0 mode in phase	Gain = 4/8/16, PC5 = GND	-3		3	%	
Gain <sup>(1)</sup>	Internal in-phase PGA	$Gain = 4, V_{INP} < (V_{DD}/3)$	-1		1	%	

		$Gain = 8, V_{INP} < (V_{DD}/7)$	-1		1	%
		$Gain = 16, V_{INP} < (V_{DD}/15)$	-1		1	%
		Gain = 32, $V_{INP}$ < $(V_{DD}/31)$	-1		1	%
N7.	Output DC bias voltage in	OPA_VBSEL = 0		V <sub>DD</sub> /2		V
$V_{\rm B}$	PGA mode	OPA_VBSEL = 1		V <sub>DD</sub> /4		V
		$R_{LOAD} = 4k\Omega@1kHz$		100		•V/
eN <sup>(1)</sup>	Equivalent input noise	$R_{LOAD} = 20k\Omega@1KHz$		60		nV/ sqrt(Hz)

Note: 1. Design parameters are guaranteed.

<sup>2.</sup> The load current limits the saturated output voltage.

# **Chapter 4 Package and Ordering Information**

# **Packages**

Part No.	Package	Body size	Pin pitch	Description	Packing type
CH32V006K8U6	QFN32	4*4mm	0.4mm	Quad Flat No-lead Package	Tray
CH32V006E8R6	QSOP24	3.9*8.7mm	0.635mm	Quarter-sized Outline Package	Tube
CH32V006F8U6	QFN20	3*3mm	0.4mm	Quad Flat No-lead Package	Tape & Reel
CH22V004E9D4	TSSODA	1.1*6.5	0.65	Thin Shrink Small Outline	Tuka
CH32V006F8P6	TSSOP20	4.4*6.5mm	0.65mm	Package	Tube
CH32V005E6R6	QSOP24	3.9*8.7mm	0.635mm	Quarter-sized Outline Package	Tube
CH32V005F6U6	QFN20	3*3mm	0.4mm	Quad Flat No-lead Package	Tape & Reel
CH22V005E4D4	TSSODA	1.1*6.5	0.65	Thin Shrink Small Outline	Tuka
CH32V005F6P6	TSSOP20	4.4*6.5mm	0.65mm	Package	Tube
CH32V005D6U6	QFN12	2*2mm	0.4mm	Quad Flat No-lead Package	Tape & Reel

*Note: 1. The packing type of QFP/QFN is usually tray.* 

<sup>2.</sup> Size of tray: The size of tray is generally a uniform size (322.6\*135.9\*7.62). There are differences in the size of the restriction holes for different package types, and there are differences between different packaging factories for tubes, please confirm with the manufacturer for details.

Note: All dimensions are in millimeters. The pin center spacing values are nominal values, with no error. Other than that, the dimensional error is not greater than the greater of  $\pm 0.2$ mm or 10%.

Figure 4-1 QFN32 package





Figure 4-2 QSOP24 package

Figure 4-3 QFN20 package








Figure 4-5 QFN12 package

# **Series Product Naming Rules**

Example:	CH32	V	303	R	8	T
Device family						
F = Arm core, gene	ral-purpose MCU					
V = QingKe RISC-	V core, general-pur	pose MCU				
L = QingKe RISC-	V core, low-power M	MCU				
X = QingKe RISC-	V core, dedicated or	special peripherals MCU		j		
M = QingKe RISC-	-V core, built-in pre-	-drive motor MCU				

Product type (\*) + product subseries (\*)

Product type	Product subseries
0 = QingKe V2/V4 core,	02 = 16K Flash memory super value general-purpose
Super value version, system	03 = 16K Flash basic general-purpose, OPA
frequency <=48M	05 = 32K Flash enhanced general-purpose, OPA, dual
	serial port
	06 = 64K Flash versatile, OPA, dual serial port, TKey
	07 = Basic motor application, OPA+CMP
	35 = Connection, USB, USB PD/Type-C
	33 = Connection, USB
1 = M3/QingKe V3/V4 core,	03 = Connection, USB
Basic version, system	05 = Connection, USB HS, SDIO, CAN
frequency<=96M	07 = Interconnected, USB HS, CAN, Ethernet, SDIO,
2 = M3/QingKe V4 non-	FSMC
floating-point core,	08 = Wireless, BLE5.x, CAN, USB, Ethernet
Enhanced, system frequency	17 = Interconnected, USB HS, CAN, Ethernet (built-in
<=144M	PHY), SDIO, FSMC
3 = QingKe V4F floating-	
point core, Enhanced,	

system frequency <=144M

#### Pin number

J = 8 pins D = 12 pins

A = 16 pins

F = 20 pins

E = 24 pins

G = 28 pins

K = 32 pins

T = 36 pins

C = 48 pins

R = 64 pins

W = 68 pins

V = 100 pins

Z = 144 pins

#### Flash memory size

4 = 16K Flash memory

6 = 32K Flash memory

7 = 48K Flash memory

8 = 64K Flash memory

B = 128K Flash memory

C = 256K Flash memory

# Package

T = LQFP

U = QFN

R = QSOP

P = TSSOP

M = SOP

#### Temperature range

6 = -40°C~85°C (industrial-grade)

7 = -40°C $\sim 105$ °C (automotive-grade 2)

3 = -40°C $\sim 125$ °C (automotive-grade 1)

D = -40°C~150°C (automotive-grade 0)