

# SSC8629G High-Integrated Car Camera SoC Processor

**Preliminary Product Brief Version 0.2** 




© 2019 SigmaStar Technology Corp. All rights reserved.

SigmaStar Technology makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, non-infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by SigmaStar Technology arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

SigmaStar is a trademark of SigmaStar Technology Corp. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.







# **REVISION HISTORY**

| <b>Revision No.</b> | Description                                 | Date       |  |  |
|---------------------|---|------------|--|--|
| 0.1                 | Initial release                             | 10/29/2019 |  |  |
| 0.2                 | Updated ambient operating temperature range | 12/20/2019 |  |  |



# **TABLE OF CONTENTS**

| RE\ | REVISION HISTORY                      | i  |
|-----|---------------------------------------|----|
| TAE | TABLE OF CONTENTS                     | ii |
|     | 1. CHIP OVERVIEW                      |    |
| 2.  | 2. BLOCK DIAGRAM                      | 2  |
|     | 3. FEATURES                           |    |
| 4.  | 4. PACKAGE DESCRIPTION                | 6  |
|     | 4.1. Ball Diagram                     | 6  |
|     | 4.2. Signal Description               | 7  |
|     | 4.3. Mechanical Dimensions            | 19 |
| 5.  | 5. ELECTRICAL CHARACTERISTIC          | 20 |
|     | 5.1. Absolute Maximum Ratings         | 20 |
|     | 5.2. Recommended Operating Conditions | 21 |
| 6.  | 6. ORDERING GUIDE                     | 23 |
|     | 6.1. Marking Information              | 23 |



## 1. CHIP OVERVIEW

The SSC8629G products are highly integrated multimedia System-on-Chip (SoC) products for high-resolution intelligent video recording applications like Car camera.

The chip includes a 32-bit dual-core RISC processor, advanced Image Signal Processor (ISP), high performance MJPEG/H.264/H.265 video encoder (up to 4K 30fps), Deep Learning Accelerator (DLA), Intelligent Video Engine (IVE), as well as high speed I/O interfaces like MIPI, and Ethernet.

Advanced low-power, low-voltage architecture and optimized design flow are implemented to fulfill long time usage applications. Hardwired AES/DES/3DES cipher engines are integrated to support secure boot, authentication, and video/audio stream encryption in security system.

The SSC8629G, powered by SigmaStar Technology, comes with a complete hardware platform and software SDK, allowing customers to speed up "Time-to-Market."



## 2. BLOCK DIAGRAM

Figure 2-1 shows the major functional blocks of SSC8629G chip.




Figure 2-1: SSC8629G Block Diagram



## 3. FEATURES

#### ■ High Performance Processor Core

- ARM Cortex-A7 Dual Core
- Clock rate over 1GHz
- Neon and FPU
- Memory Management Unit for Linux support
- DMA Engine

#### Image/Video Processor

- Supports 8/10/12-bit parallel interface for raw data input
- Supports MIPI interface with 2/4 data lanes and 1 clock lane
- Supports max. three MIPI interfaces
- Supports sensor interface with both parallel and MIPI
- Supports 8/10-bit CCIR656 interface
- Supports max. 4K (3840x2160) pixels video recording and image snapshot
- Bad pixel compensation
- Temporal-domain Noise Reduction (3DNR)
- Bayer domain Spatial-domain Noise Reduction (2DNR)
- Bayer domain filter to remove purple false color in highlight regions
- · Optical black correction
- Lens shading compensation
- Auto White Balance (AWB) / Auto Exposure (AE) / Auto Focus (AF)
- CFA color interpolation
- Color correction
- Gamma correction
- Video stabilization
- High Dynamic Range (HDR) with two exposure frames and de-ghost function
- Frame buffer data compression and decompression to save memory bandwidth
- Wide Dynamic Range (WDR) with local tone mapping
- Flip, Mirror, and Rotation with 90 or 270

#### degree

- Lens distortion correction (LDC/FishEye)
- Rolling shutter compensation
- Fully programmable multi-function scaling engines

#### Advanced Color Engine


- Luma gain/offset adjustment
- Supports 2D peaking with user definition filter
- Horizontal noise masking
- Direct Luma Correction (DLC)
- Black/White Level Extension (BLE/WLE)
- IHC/ICC/IBC for chroma adjustment
- Histogram statistics
- Spatial domain IIR filter to reduce noise

#### ■ H.265/HEVC

- Supports H.265/HEVC main profile
- Supported Prediction Unit (PU) size: 32x32, 16x16, 8x8
- Supported Transform Unit (TU) size: 32x32 to 4x4
- Search range [H: +/-128, V: +/-64]
- Supports up to quarter-pixel
- Supports frame level and MB level rate control
- Supports ROI encoding with custom QP map
- Supports max. 4K with 30 fps encoding

#### ■ H.264 Encoder

- Supports H.264 baseline, constrained baseline, main, and high profile
- Supports 16x16, 8x8 and 4x4 block sizes
- Search range [H: +/-64, V: +/-32]
- Supports up to quarter-pixel
- Supports frame level and MB level rate control
- Supports ROI encoding with custom QP map
- Supports max. 4K with 30 fps encoding





#### JPEG Encoder

- · Supports JPEG baseline encoding
- Supports YUV422 or YUV420 formats
- Supports max. 4K with 30 fps encoding
- Supports real-time mode and frame encode mode

#### Video Encoding Performance

- Supports 4K + FHD + D1 30 fps H.265/HEVC encoding
- Supports 4K + FHD + D1 30 fps H.264 encoding
- Supports MJPEG up to 4K 30 fps encoding

#### Deep Learning Accelerator

- · Pure hardwired accelerator
- Supports various video analysis functions like FD/FR, human detection, MD/OD, object tracking, etc.

#### Audio Processor

- One stereo ADC for microphone input
- · Two stereo DMIC inputs
- · One stereo DAC for lineout
- Supports 8K/16K/32KHz/48KHz sampling rate audio recording
- · Digital and analog gain adjustment
- I2S digital audio input and output with TDM up to 8-ch input and 2-ch output

#### NOR/NAND Flash Interface

- Compliant with standard, dual and quad SPI Flash memory components
- High speed clock/data rate up to 108MHz

#### ■ SD Card/eMMC Interface

- Compatible with SD spec. 2.0, data bus 1/4 bit mode
- Supports eMMC 4.3 interface

#### ■ SDIO 2.0 Interface

- Compatible with SDIO spec. 2.0, data bus 1/4 bit mode
- Compatible with SD spec. 2.0, data bus 1/4 bit mode

#### USB Interface

- One USB 2.0 configurable host or device
  - Host mode supports EHCI specification
  - Device mode supports 4 endpoints
- Supports suspend/hibernation/wake-up power saving mode
- DRAM Memory

 Supports external dual 16-bit DDR2 or DDR3/DDR3L or single 32-bit LPDDR2 interface with 1~8Gb size

#### Connectivity

- Supports MIPI TX CSI2 up to FHD@30fps RGB/YUV/Generic 8-bit format
- Built-in 10/100M Ethernet MAC and Ethernet PHY
- USB 2.0 Host Controller could be used for USB Wi-Fi Dongle or Module
- SDIO 2.0 Host Controller could be used for SDIO Wi-Fi module
- Supports Wake-on-LAN (WOL)

#### Security Engines

- Supports AES/DES/3DES/RSA/SHA-I/SHA-256
- Supports secure booting

#### Real Time Clock (RTC)

- Built-in RTC working with 32.768 KHz crystal
- Alarm interrupt for wakeup
- Tick time interrupt (millisecond)
- Built-in regulator
- Supports low leakage RTC-mode for long battery application

#### Power Management Unit (PM)

- Built-in LDO to provide both 0.9V and 1.8V power sources
- Built-in RC FRO to generate clock source
- Supports multiple GPIOs for power control and RTC events
- Supports PIR (Passive Infrared Sensor) interface
- Supports ALS (Ambient Light Sensor) interface
- Supports WOS (Wake on Sound) function
- Supports 1.8V serial flash interface for MCP under low power application





High-Integrated Car Camera SoC Processor Preliminary Product Brief Version 0.2

#### Peripherals

- · Dedicated GPIOs for system control
- Supports max. 11 PWM outputs
- Three generic UARTs and one fast UART with flow control
- Three generic timers and one watchdog timer
- · Two SPI masters
- Four I2C Masters
- Built-in SAR ADC with 4-channel analog inputs for different kinds of applications
- Supports internal temperature sensor

#### Operating Voltage Range

• Core: 0.9V

• I/O: 1.8 ~ 3.3V

 DRAM: 1.5V (DDR3) or 1.35V (DDR3L) or 1.2V (LPDDR2)

• Power Consumption: TBD

#### Package


 BGA with 307 pins, 13mm x 13mm, ball pitch 0.65mm, ball size 0.35mm



# 4. PACKAGE DESCRIPTION

# 4.1. Ball Diagram

|   | 1                      | 2                   | 3                      | 4              | 5              | 6                   | 7                   | 8                   | 9              | 10             | 11             | 12             | 13             | 14             | 15                   | 16                  | 17                   | 18                    | 19            |   |
|---|------------------------|---------------------|------------------------|----------------|----------------|---------------------|---------------------|---------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------|---------------------|----------------------|-----------------------|---------------|---|
| Α |                        | SD0_C<br>MD         | SD0_D                  | SD0_C<br>DZ    |                | XTAL_<br>OUT        | GND                 | SR1_I<br>010        | SR1_I<br>008   | SR1_I<br>006   | SR1_I<br>004   | SR1_I<br>002   | SR0_I<br>O10   | SR0_I<br>008   | SR0_I<br>006         | SR0_I<br>004        | SR0_I<br>002         | SR0_I<br>000          |               | А |
| В | SD0_D                  | SD0_D               | SD0_C<br>LK            | SD0_D          | SPI_C<br>Z     | SE_XT<br>AL_OU<br>T | XTAL_<br>IN         | SR1_I<br>011        | SR1_I<br>009   | SR1_I<br>007   | SR1_I<br>005   | SR1_I<br>003   | SR0_I<br>011   | SR0_I<br>009   | SR0_I<br>007         | SR0_I<br>005        | SR0_I<br>003         | SR0_I<br>001          | SR0_I<br>017  | В |
| C | ETH_R<br>N             | ETH_R<br>P          | GND                    | SPI_C<br>K     | SD0_G<br>PIO0  | GND                 | GND                 | GND                 | GPIO1<br>2     | GPIO1          |                | SR1_I<br>019   | SR1_I<br>O18   | GND            |                      | SR1_I<br>000        | SR1_I<br>012         | SR0_I<br>015          | SR0_I<br>016  | C |
| D |                        | ETH_T<br>N          | ETH_T<br>P             | SPI_D<br>O     | SPI_DI         | GND                 | GND                 |                     | GPIO1          | GPIO1<br>0     |                | SR1_I<br>016   | SR1_I<br>015   | GND            |                      | SR1_I<br>001        | SR0_I<br>014         | SR0_I<br>018          | SR0_I<br>019  | D |
| Ш |                        | GND                 | USB2_<br>DM            | I2S0_<br>MCLK  | SPI_W<br>PZ    | GND                 |                     |                     | GPIO1          | GPIO9          | AVDD_<br>XTAL  | SR1_I<br>017   | SR1_I<br>014   |                | AVDD1<br>P2_MI<br>PI |                     | SR0_I<br>012         | FUART<br>_CTS         | SR0_I<br>013  | Е |
| щ | GND                    | USB2_<br>DP         | GND                    | I2S0_<br>WCK   | SPI_H<br>LD    |                     | VDD                 | VDDP_<br>0          | GPIO1<br>5     | GPIO8          | GND            |                | SR1_I<br>013   | GND            |                      | VDDP_<br>2A         | FUART<br>_RTS        | FUART<br>_RX          |               | F |
| 9 | AUD_V<br>AG            | AUD_V<br>RM_D<br>AC | AUD_V<br>RM_A<br>DC    | I2SO_<br>DI    | I2S0_<br>BCK   | AVDD_<br>ETH        | VDD                 | VDD                 | GND            | GND            | GND            |                | GND            | AVDDL<br>_MIPI |                      | VDDP_<br>2B         | FUART<br>_TX         | AVSS_<br>XTAL_<br>RTC |               | 9 |
| Ι |                        | AUD_<br>MICIN<br>0  | AUD_<br>MICCM<br>0     | I2S0_<br>DO    | I2C0_<br>SCL   | GND                 |                     |                     | VDD            | VDD            | VDD            | VDD            | VDD            |                |                      | VDDP_<br>1          | XTAL_<br>OUT_3<br>2K | XTAL_<br>IN_32<br>K   | AVDD_<br>RTC  | Τ |
| J |                        | AUD_<br>MICIN<br>1  | AUD_<br>MICCM<br>1     | ETH_L<br>ED0   | I2C0_<br>SDA   | GND                 |                     |                     | VDD            |                |                |                |                | GND            | GND                  | GND                 | RESET                | RTC_I<br>O0           |               | J |
| × | AUD_L<br>INEOU<br>T_L0 | GND                 | AUD_L<br>INEOU<br>T_R0 | GND            | ETH_L<br>ED1   | GND                 | AVDD3<br>P3_US<br>B | AVDD_<br>USB        | VDD            |                |                |                | GND            | GND            | GND                  |                     | RTC_I<br>O2          | RTC_I<br>O1           |               | К |
| ٦ |                        | GND                 | GND                    |                |                | AVDD_<br>AUD        | AVDD_<br>PLL        | DVDD<br>_DDR_<br>RX |                | GND            | GND            | GND            | GND            |                | GND                  |                     | RTC_I<br>O5          | RTC_I<br>O4           | SAR_G<br>PIO3 | Γ |
| Σ |                        | PAD_I<br>O[73]      | PAD_I<br>O[72]         | PAD_I<br>O[62] | GND            | GND                 | VDDIO<br>_DATA      | VDDIO<br>_DATA      |                | DVDD<br>_DDR   |                | GND            | GND            |                | AVDD_<br>NODIE       | DVDD<br>_NODI<br>_E | SAR_G<br>PIO2        | SAR_G<br>PIO0         | SAR_G<br>PIO1 | Σ |
| z | GND                    | PAD_I<br>O[69]      | PAD_I<br>O[71]         | PAD_I<br>O[60] | PAD_I<br>O[57] |                     | VDDIO<br>_DATA      | VDDIO<br>_DATA      | GND            | VDDIO<br>_MCLK | VDDIO<br>_CMD  | VDDIO<br>_CMD  | GND            |                | GND                  | AVDD1<br>P8_SPI     | PM_SP<br>I_HLD       | PM_SP<br>I_DO         |               | Z |
| ۵ | PAD_I<br>O[65]         | PAD_I<br>O[64]      | PAD_I<br>O[67]         | PAD_I<br>O[58] | PAD_I<br>O[52] |                     | GND                 | GND                 | GND            |                |                | GND            | GND            | GND            |                      |                     | PM_SP<br>I_WPZ       | PM_SP<br>I_DI         |               | Ь |
| ~ | PAD_I<br>O[70]         | PAD_I<br>O[68]      | PAD_I<br>O[61]         | PAD_I<br>O[55] | PAD_I<br>O[53] | GND                 | GND                 | PAD_I<br>O[33]      | PAD_I<br>O[30] | PAD_I<br>O[40] | PAD_I<br>O[36] | PAD_I<br>O[34] | GND            | GND            | GND                  | PM_GP<br>IO7        | PM_SP<br>I_CK        | PM_SP<br>I_CZ         | PM_GP<br>IO8  | В |
| ⊢ | PAD_I<br>O[63]         | PAD_I<br>O[66]      | GND                    | PAD_I<br>O[59] | PAD_I<br>O[56] | PAD_I<br>O[54]      | PAD_I<br>O[37]      | PAD_I<br>O[38]      | PAD_I<br>O[39] | PAD_I<br>O[31] | PAD_I<br>O[35] | PAD_I<br>O[32] | PAD_I<br>O[28] | PAD_I<br>O[29] | PAD_I<br>O[1]        | GND                 | PM_GP<br>IO1         | PM_GP<br>IO5          | PM_GP<br>IO6  | ⊥ |
| ⊃ | PAD_I<br>O[47]         | PAD_I<br>O[46]      | PAD_I<br>O[45]         | GND            | PAD_I<br>O[48] | PAD_I<br>O[19]      | PAD_I<br>O[26]      | GND                 | PAD_I<br>O[18] | PAD_I<br>O[14] | GND            | PAD_I<br>O[11] | PAD_I<br>O[9]  | GND            | PAD_I<br>O[0]        | RT_RX               | _                    | IO3                   | IO4           | n |
| > | PAD_I<br>O[51]         | PAD_I<br>O[49]      | PAD_I<br>O[41]         | PAD_I<br>O[44] | PAD_I<br>O[23] | PAD_I<br>O[21]      | PAD_I<br>O[20]      | PAD_I<br>O[17]      | PAD_I<br>O[13] | PAD_I<br>O[12] | PAD_I<br>O[10] | PAD_I<br>O[8]  | PAD_I<br>O[4]  | PAD_I<br>O[3]  |                      | PM_UA<br>RT_TX      | PM_UA<br>RT_TX<br>1  | IO0                   | PM_GP<br>IO2  | ^ |
| × |                        | PAD_I<br>O[50]      | PAD_I<br>O[43]         | PAD_I<br>O[42] |                | PAD_I<br>O[27]      | PAD_I<br>O[22]      |                     | PAD_I<br>O[16] | PAD_I<br>O[15] |                | PAD_I<br>O[6]  | PAD_I<br>O[7]  | PAD_I<br>O[5]  | PAD_I<br>O[2]        |                     | PM_UA<br>RT_RX<br>1  | PM_I2<br>CM_S<br>DA   |               | M |
|   | 1                      | 2                   | 3                      | 4              | 5              | 6                   | 7                   | 8                   | 9              | 10             | 11             | 12             | 13             | 14             | 15                   | 16                  | 17                   | 18                    | 19            |   |





# 4.2. Signal Description

| Signal Name           | Signal Type | Function  | Pin Location |
|-----------------------|-------------|---|--------------|
| System Reset In       | nterface    |   |              |
| RESET                 | I           | System Reset (Active High)  | J17          |
| Debug UART Int        | terface     |   |              |
| PM_UART_RX            | I           | Debug UART Receive Data Input with Pull Up Resistor / Slave I2C Serial Clock        | U16          |
| PM_UART_TX            | 0           | Debug UART Transmit Data Output with Pull Up<br>Resistor /<br>Slave I2C Serial Data | V16          |
| PM_UART_RX1           | I           | PM_UART1 Receive Data Input with Pull Up Resistor in Power Manage group domain      | W17          |
| PM_UART_TX1           | 0           | PM_UART1 Transmit Data Output with Pull Up Resistor in Power Manage group domain    | V17          |
| System Interfac       | æ           |   |              |
| XTAL_IN               | I           | 24MHz Crystal Input   | B7           |
| XTAL_OUT              | 0           | 24MHz Crystal Output  | A6           |
| XTAL_IN_32K           | I           | 32.768KHz Crystal Input   | H18          |
| XTAL_OUT_32K          | 0           | 32.768KHz Crystal Output  | H17          |
| SE_XTAL_OUT           | 0           | 24MHz Clock Output  | B6           |
| 8051 SPI Flash        | Interface   |   |              |
| PM_SPI_CZ             | О           | SPI Flash Chip Select (Active Low)  | R18          |
| PM_SPI_CK             | 0           | SPI Flash Clock   | R17          |
| PM_SPI_DI             | 0           | SPI Flash Serial Data To Device (MOSI)  | P18          |
| PM_SPI_DO             | I           | SPI Flash Serial Data From Device (MISO)  | N18          |
| PM_SPI_WPZ            | 0           | SPI Flash Write Protect   | P17          |
| PM_SPI_HLD            | 0           | SPI Flash Hold  | N17          |
| <b>GPIO Interface</b> |             |   |              |
| GPIO8                 | I/O         | General Purpose Input/Output 8  | F10          |
| GPIO9                 | I/O         | General Purpose Input/Output 9  | E10          |
| GPIO10                | I/O         | General Purpose Input/Output 10   | D10          |
| GPIO11                | I/O         | General Purpose Input/Output 11   | C10          |
| GPIO12                | I/O         | General Purpose Input/Output 12   | C9           |
| GPIO13                | I/O         | General Purpose Input/Output 13   | D9           |
| GPIO14                | I/O         | General Purpose Input/Output 14   | E9           |



| Signal Name     | Signal Type | Function   | Pin Location |
|-----------------|-------------|--|--------------|
| GPIO15          | I/O         | General Purpose Input/Output 15                                    | F9           |
| PM GPIO Interf  | ace         |  |              |
| PM_GPIO0        | I/O         | Power Manage Group General Purpose Input/Output 0                  | V18          |
| PM_GPIO1        | I/O         | Power Manage Group General Purpose Input/Output 1                  | T17          |
| PM_GPIO2        | I/O         | Power Manage Group General Purpose Input/Output 2                  | V19          |
| PM_GPIO3        | I/O         | Power Manage Group General Purpose Input/Output 3                  | U18          |
| PM_GPIO4        | I/O         | Power Manage Group General Purpose Input/Output 4                  | U19          |
| PM_GPIO5        | I/O         | Power Manage Group General Purpose Input/Output 5                  | T18          |
| PM_GPIO6        | I/O         | Power Manage Group General Purpose Input/Output 6                  | T19          |
| PM_GPIO7        | I/O         | Power Manage Group General Purpose Input/Output 7                  | R16          |
| PM_GPIO8        | I/O         | Power Manage Group General Purpose Input/Output 8                  | R19          |
| SAR ADC Interf  | ace         |  |              |
| SAR_GPIO0       | I           | General Purpose Input/Output or<br>Muxed to SARADC Input Channel 0 | M18          |
| SAR_GPIO1       | I           | General Purpose Input/Output or<br>Muxed to SARADC Input Channel 1 | M19          |
| SAR_GPIO2       | I           | General Purpose Input/Output or Muxed to SARADC Input Channel 2    | M17          |
| SAR_GPIO3       | I           | General Purpose Input/Output or Muxed to SARADC Input Channel 3    | L19          |
| CA7 SPI Flash I | nterface    |  |              |
| SPI_CZ          | 0           | Master SPI Chip Select (Active Low)                                | B5           |
| SPI_CK          | О           | Master SPI Serial Clock  | C4           |
| SPI_DI          | I/O         | Master SPI Serial Data To Device (MOSI) / SDIO0 - 4x IO mode       | D5           |
| SPI_DO          | I/O         | Master SPI Serial Data From Device (MISO) / SDIO1 - 4x IO mode     | D4           |
| SPI_WPZ         | I/O         | Master SPI Write Protect (Active Low) / SDIO2 - 4x IO mode         | E5           |
| SPI_HLD         | I/O         | Master SPI Hold input (Active Low) / SDIO3 - 4x IO mode            | F5           |
| I2S Interface   | •           |  | •            |
| I2S0_MCLK       | 0           | I2S Master Clock   | E4           |
| I2S0_BCK        | 0           | I2S Bit Clock  | G5           |
| I2S0_WCK        | О           | I2S Word Clock   | F4           |



| Signal Name     | Signal Type | Function  | Pin Location |
|-----------------|-------------|---|--------------|
| I2S0_DI         | I           | I2S Data Input                                  | G4           |
| I2S0_DO         | О           | I2S Data Output                                 | H4           |
| Master I2C Inte | erface      |   |              |
| I2C0_SCL        | 0           | Non-PM Domain I2C 0 Master I2C Clock            | H5           |
| I2C0_SDA        | I           | Non-PM Domain I2C 0 Master I2C Data             | J5           |
| PM_I2CM_SCL     | 0           | PM Domain I2C Master I2C Clock                  | U17          |
| PM_I2CM_SDA     | I           | PM Domain I2C Master I2C Data                   | W18          |
| Fast UART Inter | rface       |   |              |
| FUART_RX        | I           | Fast UART Receive Data Input                    | F18          |
| FUART_TX        | 0           | Fast UART Transmit Data Output                  | G17          |
| FUART_CTS       | I           | Fast UART Clear to Send                         | E18          |
| FUART_RTS       | 0           | Fast UART Request to Send                       | F17          |
| Image Sensor I  | nterface    |   |              |
| SR0_IO00        | I/O         | Sensor General Purpose Input/Output 0           | A18          |
| SR0_IO01        | I/O         | Sensor General Purpose Input/Output 1           | B18          |
| SR0_IO02        | I/O         | Sensor General Purpose Input/Output 2           | A17          |
| SR0_IO03        | I/O         | Sensor General Purpose Input/Output 3           | B17          |
| SR0_IO04        | I/O         | Sensor General Purpose Input/Output 4           | A16          |
| SR0_IO05        | I/O         | Sensor General Purpose Input/Output 5           | B16          |
| SR0_IO06        | I/O         | Sensor General Purpose Input/Output 6           | A15          |
| SR0_IO07        | I/O         | Sensor General Purpose Input/Output 7           | B15          |
| SR0_IO08        | I/O         | Sensor General Purpose Input/Output 8           | A14          |
| SR0_IO09        | I/O         | Sensor General Purpose Input/Output 9           | B14          |
| SR0_IO10        | I/O         | Sensor General Purpose Input/Output 10          | A13          |
| SR0_IO11        | I/O         | Sensor General Purpose Input/Output 11          | B13          |
| SR0_IO12        | I/O         | Sensor General Purpose Input/Output 12          | E17          |
| SR0_IO13        | I/O         | Sensor General Purpose Input/Output 13          | E19          |
| SR0_IO14        | I/O         | Sensor General Purpose Input/Output 14          | D17          |
| SR0_IO15        | I/O         | Sensor General Purpose Input/Output 15          | C18          |
| SR0_IO16        | I/O         | Sensor General Purpose Input/Output 16          | C19          |
| SR0_IO17        | I/O         | Sensor General Purpose Input/Output 17          | B19          |
| SR0_IO18        | I/O         | Sensor General Purpose Input/Output 18          | D18          |
| SR0_IO19        | I/O         | Sensor General Purpose Input/Output 19          | D19          |
| SR1_IO00        | I/O         | Sensor General Purpose Input/Output 0 (Group 1) | C16          |



| Signal Name      | Signal Type   | Function  | Pin Location |
|------------------|---------------|---|--------------|
| SR1_IO01         | I/O           | Sensor General Purpose Input/Output 1 (Group 1)   | D16          |
| SR1_IO02         | I/O           | Sensor General Purpose Input/Output 2 (Group 1)   | A12          |
| SR1_IO03         | I/O           | Sensor General Purpose Input/Output 3 (Group 1)   | B12          |
| SR1_IO04         | I/O           | Sensor General Purpose Input/Output 4 (Group 1)   | A11          |
| SR1_IO05         | I/O           | Sensor General Purpose Input/Output 5 (Group 1)   | B11          |
| SR1_IO06         | I/O           | Sensor General Purpose Input/Output 6 (Group 1)   | A10          |
| SR1_IO07         | I/O           | Sensor General Purpose Input/Output 7 (Group 1)   | B10          |
| SR1_IO08         | I/O           | Sensor General Purpose Input/Output 8 (Group 1)   | A9           |
| SR1_IO09         | I/O           | Sensor General Purpose Input/Output 9 (Group 1)   | B9           |
| SR1_IO10         | I/O           | Sensor General Purpose Input/Output 10 (Group 1)  | A8           |
| SR1_IO11         | I/O           | Sensor General Purpose Input/Output 11 (Group 1)  | B8           |
| SR1_IO12         | I/O           | Sensor General Purpose Input/Output 12 (Group 1)  | C17          |
| SR1_IO13         | I/O           | Sensor General Purpose Input/Output 13 (Group 1)  | F13          |
| SR1_IO14         | I/O           | Sensor General Purpose Input/Output 14 (Group 1)  | E13          |
| SR1_IO15         | I/O           | Sensor General Purpose Input/Output 15 (Group 1)  | D13          |
| SR1_IO16         | I/O           | Sensor General Purpose Input/Output 16 (Group 1)  | D12          |
| SR1_IO17         | I/O           | Sensor General Purpose Input/Output 17 (Group 1)  | E12          |
| SR1_IO18         | I/O           | Sensor General Purpose Input/Output 18 (Group 1)  | C13          |
| SR1_IO19         | I/O           | Sensor General Purpose Input/Output 19 (Group 1)  | C12          |
| 10/100M Ether    | net Interface |   |              |
| ETH_RN           | I             | 10/100M Ethernet Differential Pair of Receiver Signal Negative  | C1           |
| ETH_RP           | I             | 10/100M Ethernet Differential Pair of Receiver Signal Positive  | C2           |
| ETH_TN           | 0             | 10/100M Ethernet Differential Pair of Transmitter Signal Negative   | D2           |
| ETH_TP           | 0             | 10/100M Ethernet Differential Pair of Transmitter Signal Positive   | D3           |
| ETH_LED0         | 0             | 10/100M Ethernet LED0 Control Driven Active When Linked   | J4           |
| ETH_LED1         | 0             | 10/100M Ethernet LED1 Control Driven Active When Linked in 100 Base-TX and Blinking When Transmitting or Receiving Data | K5           |
| SD 2.0 Card Into | erface        |   |              |
| SD0_CLK          | 0             | SD 2.0 Clock  | B3           |
| SD0_CMD          | 0             | SD 2.0 Command  | A2           |



High-Integrated Car Camera SoC Processor Preliminary Product Brief Version 0.2

| Signal Name       | Signal Type   | Function  | Pin Location |
|-------------------|---------------|---|--------------|
| SD0_D0            | I/O           | SD 2.0 Data Bus 0   | A3           |
| SD0_D1            | I/O           | SD 2.0 Data Bus 1   | B4           |
| SD0_D2            | I/O           | SD 2.0 Data Bus 2   | B1           |
| SD0_D3            | I/O           | SD 2.0 Data Bus 3   | B2           |
| SD0_CDZ           | I             | Power Manage SD 2.0 Card Detect   | A4           |
| SD0_GPIO0         | I/O           | SD0 General Purpose Input/Output 0  | C5           |
| Audio Line Out In | terface       |   |              |
| AUD_LINEOUT_L0    | 0             | Audio Left Channel Line Output  | K1           |
| AUD_LINEOUT_R0    | 0             | Audio Right Channel Line Output   | K3           |
| AUD_VAG           | 0             | Audio Reference Voltage from 1/2 AVDD_AUD   | G1           |
| AUD_VRM_ADC       | I             | Audio Reference Voltage for ADC   | G3           |
| AUD_VRM_DAC       | I             | Audio Reference Voltage for DAC   | G2           |
| Analog Microphor  | ne Interface  |   |              |
| AUD_MICIN0        | I             | Audio Left Channel Microphone Positive Input                                      | H2           |
| AUD_MICCM0        | I             | Audio Left Channel Microphone Negative Input                                      | H3           |
| AUD_MICIN1        | I             | Audio Right Channel Microphone Positive Input                                     | J2           |
| AUD_MICCM1        | I             | Audio Right Channel Microphone Negative Input                                     | J3           |
| USB 2.0 Interface | )             |   |              |
| USB2_DM           | I/O           | USB 2.0 Differential Pair, Negative   | E3           |
| USB2_DP           | I/O           | USB 2.0 Differential Pair, Positive   | F2           |
| Power-on Contro   | I/RTC Interfa | ce  |              |
| RTC_IO0           | I             | Power-on Control & RTC GPIO0  | J18          |
| RTC_IO1           | I             | Power-on Control & RTC GPIO1  | K18          |
| RTC_IO2           | I             | Power-on Control & RTC GPIO2  | K17          |
| RTC_IO4           | 0             | Power-on Control & RTC GPIO4  | L18          |
| RTC_IO5           | 0             | Power-on Control & RTC GPIO5  | L17          |
| DDR Interface     |               |   |              |
| PAD_IO[0]         | DDR IO        | DDR3 DRAM Memory On-Die Termination DDR2 DRAM Memory On-Die Termination LPDDR2 NC | U15          |
| PAD_IO[1]         | DDR IO        | DRAM Chip Selection 0 Signal  | T15          |
| PAD_IO[2]         | DDR IO        | DRAM Chip Selection 1 Signal  | W15          |
| PAD_IO[3]         | DDR IO        | DDR3 DRAM Memory Reset; Active Low<br>DDR2 NC<br>LPDDR2 NC                        | V14          |



| Signal Name | Signal Type | Function  | Pin Location |
|-------------|-------------|---|--------------|
| PAD_IO[4]   | DDR IO      | DDR3 DRAM Memory Address [13] DDR2 DRAM Memory Address [12] LPDDR2 NC   | V13          |
| PAD_IO[5]   | DDR IO      | DDR3 Row Address Strobe; Active Low<br>DDR2 NC<br>LPDDR2 NC   | W14          |
| PAD_IO[6]   | DDR IO      | DDR3 DRAM Memory Address [5] DDR2 DRAM Memory Address [9] LPDDR2 NC   | W12          |
| PAD_IO[7]   | DDR IO      | DDR3 DRAM Memory Address [7] DDR2 DRAM Memory Address [14] LPDDR2 NC  | W13          |
| PAD_IO[8]   | DDR IO      | DDR3 DRAM Memory Address [2] DDR2 DRAM Memory Address [3] LPDDR2 NC   | V12          |
| PAD_IO[9]   | DDR IO      | DDR3 DRAM Memory Address [9] DDR2 DRAM Memory Address [7] LPDDR2 NC   | U13          |
| PAD_IO[10]  | DDR IO      | DDR3 DRAM Memory Address [0] DDR2 DRAM Memory Address [10] LPDDR2 DRAM Memory Command/Address [8]                     | V11          |
| PAD_IO[11]  | DDR IO      | DDR3 DRAM Memory Address [3] DDR2 DRAM Memory Address [5] LPDDR2 NC   | U12          |
| PAD_IO[12]  | DDR IO      | DDR3 DRAM Memory Bank Address [0] DDR2 DRAM Memory Address [1] LPDDR2 DRAM Memory Command/Address [9]                 | V10          |
| PAD_IO[13]  | DDR IO      | DDR3 DRAM Memory Address [12] DDR2 Write Enable; Active Low LPDDR2 DRAM Memory Command/Address [6]                    | V9           |
| PAD_IO[14]  | DDR IO      | DDR3 Write Enable; Active Low DDR2 DRAM Memory Bank Address [1] LPDDR2 NC   | U10          |
| PAD_IO[15]  | DDR IO      | DDR3 DRAM Memory Bank Address [2] DDR2 DRAM Memory Bank Address [2] LPDDR2 DRAM Memory Command/Address [7]            | W10          |
| PAD_IO[16]  | DDR IO      | DDR3 Column Address Strobe; Active Low<br>DDR2 DRAM Memory Bank Address [0]<br>LPDDR2 DRAM Memory Command/Address [5] | W9           |



| Signal Name | Signal Type | Function  | Pin Location |
|-------------|-------------|---|--------------|
| PAD_IO[17]  | DDR IO      | DDR3 DRAM Memory Address [14] DDR2 DRAM Memory Address [11] LPDDR2 DRAM Memory Command/Address [2]    | V8           |
| PAD_IO[18]  | DDR IO      | DDR3 DRAM Memory Address [1] DDR2 Column Address Strobe; Active Low LPDDR2 NC                         | U9           |
| PAD_IO[19]  | DDR IO      | DDR3 DRAM Memory Address [15] DDR2 DRAM Memory Address [0] LPDDR2 NC                                  | U6           |
| PAD_IO[20]  | DDR IO      | DDR3 DRAM Memory Address [11] DDR2 DRAM Memory Address [13] LPDDR2 DRAM Memory Command/Address [4]    | V7           |
| PAD_IO[21]  | DDR IO      | DDR3 DRAM Memory Bank Address [1] DDR2 DRAM Memory Address [2] LPDDR2 DRAM Memory Command/Address [1] | V6           |
| PAD_IO[22]  | DDR IO      | DDR3 DRAM Memory Address [8] DDR2 DRAM Memory Address [8] LPDDR2 DRAM Memory Command/Address [3]      | W7           |
| PAD_IO[23]  | DDR IO      | DDR3 DRAM Memory Address [10] DDR2 Row Address Strobe; Active Low LPDDR2 NC                           | V5           |
| PAD_IO[24]  | DDR IO      | DRAM Clock Enable Control Signal  | V15          |
| PAD_IO[26]  | DDR IO      | DDR3 DRAM Memory Address [6] DDR2 DRAM Memory Address [6] LPDDR2 NC                                   | U7           |
| PAD_IO[27]  | DDR IO      | DDR3 DRAM Memory Address [4] DDR2 DRAM Memory Address [4] LPDDR2 DRAM Memory Command/Address [0]      | W6           |
| PAD_IO[28]  | DDR IO      | DRAM Memory Negative Differential Clock Signal  | T13          |
| PAD_IO[29]  | DDR IO      | DRAM Memory Positive Differential Clock Signal  | T14          |
| PAD_IO[30]  | DDR IO      | DDR3 DRAM Memory Data Bus [15] DDR2 DRAM Memory Data Bus [9] LPDDR2 DRAM Memory Data Bus [6]          | R9           |
| PAD_IO[31]  | DDR IO      | DDR3 DRAM Memory Data Bus [8] DDR2 DRAM Memory Data Bus [10] LPDDR2 DRAM Memory Data Bus [0]          | T10          |
| PAD_IO[32]  | DDR IO      | DDR3 DRAM Memory Data Bus [10] DDR2 DRAM Memory Data Bus [13] LPDDR2 DRAM Memory Data Bus [2]         | T12          |



High-Integrated Car Camera SoC Processor Preliminary Product Brief Version 0.2

| Signal Name | Signal Type | Function  | Pin Location |
|-------------|-------------|---|--------------|
| PAD_IO[33]  | DDR IO      | DDR3 DRAM Memory Data Bus [11]<br>DDR2 DRAM Memory Data Bus [12]<br>LPDDR2 DRAM Input Data Mask [0] | R8           |
| PAD_IO[34]  | DDR IO      | DDR3 DRAM Memory Data Bus [14] DDR2 DRAM Memory Data Bus [15] LPDDR2 DRAM Memory Data Bus [4]       | R12          |
| PAD_IO[35]  | DDR IO      | DDR3 DRAM Input Data Mask [1] DDR2 DRAM Memory Data Bus [11] LPDDR2 DRAM Memory Data Bus [1]        | T11          |
| PAD_IO[36]  | DDR IO      | DDR3 DRAM Memory Data Bus [12] DDR2 DRAM Memory Data Bus [8] LPDDR2 DRAM Memory Data Bus [3]        | R11          |
| PAD_IO[37]  | DDR IO      | DDR3 DRAM Memory Data Bus [13] DDR2 DRAM Memory Data Bus [14] LPDDR2 DRAM Memory Data Bus [5]       | Т7           |
| PAD_IO[38]  | DDR IO      | DDR3 DRAM Data Strobe Inverse [1] DDR2 DRAM Data Strobe [1] LPDDR2 DRAM Data Strobe Inverse [0]     | Т8           |
| PAD_IO[39]  | DDR IO      | DDR3 DRAM Data Strobe [1] DDR2 DRAM Data Strobe Inverse [1] LPDDR2 DRAM Data Strobe [0]             | Т9           |
| PAD_IO[40]  | DDR IO      | DDR3 DRAM Memory Data Bus [9] DDR2 DRAM Input Data Mask [1] LPDDR2 DRAM Memory Data Bus [7]         | R10          |
| PAD_IO[41]  | DDR IO      | DDR3 DRAM Memory Data Bus [7] DDR2 DRAM Memory Data Bus [3] LPDDR2 DRAM Memory Data Bus [20]        | V3           |
| PAD_IO[42]  | DDR IO      | DDR3 DRAM Input Data Mask [0] DDR2 DRAM Memory Data Bus [7] LPDDR2 DRAM Memory Data Bus [23]        | W4           |
| PAD_IO[43]  | DDR IO      | DDR3 DRAM Memory Data Bus [5] DDR2 DRAM Memory Data Bus [2] LPDDR2 DRAM Memory Data Bus [16]        | W3           |
| PAD_IO[44]  | DDR IO      | DDR3 DRAM Memory Data Bus [1] DDR2 DRAM Memory Data Bus [0] LPDDR2 DRAM Memory Data Bus [17]        | V4           |
| PAD_IO[45]  | DDR IO      | DDR3 DRAM Memory Data Bus [0] DDR2 DRAM Input Data Mask [0] LPDDR2 DRAM Memory Data Bus [18]        | U3           |



| Signal Name | Signal Type | Function  | Pin Location |
|-------------|-------------|---|--------------|
| PAD_IO[46]  | DDR IO      | DDR3 DRAM Memory Data Bus [6] DDR2 DRAM Memory Data Bus [1] LPDDR2 DRAM Memory Data Bus [21]    | U2           |
| PAD_IO[47]  | DDR IO      | DDR3 DRAM Memory Data Bus [4] DDR2 DRAM Memory Data Bus [4] LPDDR2 DRAM Input Data Mask [2]     | U1           |
| PAD_IO[48]  | DDR IO      | DDR3 DRAM Memory Data Bus [3] DDR2 DRAM Memory Data Bus [5] LPDDR2 DRAM Memory Data Bus [19]    | U5           |
| PAD_IO[49]  | DDR IO      | DDR3 DRAM Data Strobe [0] DDR2 DRAM Data Strobe Inverse [0] LPDDR2 DRAM Data Strobe [2]         | V2           |
| PAD_IO[50]  | DDR IO      | DDR3 DRAM Data Strobe Inverse [0] DDR2 DRAM Data Strobe [0] LPDDR2 DRAM Data Strobe Inverse [2] | W2           |
| PAD_IO[51]  | DDR IO      | DDR3 DRAM Memory Data Bus [2] DDR2 DRAM Memory Data Bus [6] LPDDR2 DRAM Memory Data Bus [22]    | V1           |
| PAD_IO[52]  | DDR IO      | DDR3 DRAM Memory Data Bus [31] DDR2 DRAM Memory Data Bus [28] LPDDR2 DRAM Memory Data Bus [14]  | P5           |
| PAD_IO[53]  | DDR IO      | DDR3 DRAM Data Strobe Inverse [3] DDR2 DRAM Data Strobe [3] LPDDR2 DRAM Data Strobe Inverse [1] | R5           |
| PAD_IO[54]  | DDR IO      | DDR3 DRAM Data Strobe [3] DDR2 DRAM Data Strobe Inverse [3] LPDDR2 DRAM Data Strobe [1]         | Т6           |
| PAD_IO[55]  | DDR IO      | DDR3 DRAM Memory Data Bus [24] DDR2 DRAM Memory Data Bus [26] LPDDR2 DRAM Memory Data Bus [10]  | R4           |
| PAD_IO[56]  | DDR IO      | DDR3 DRAM Memory Data Bus [28] DDR2 DRAM Memory Data Bus [31] LPDDR2 DRAM Input Data Mask [1]   | Т5           |
| PAD_IO[57]  | DDR IO      | DDR3 DRAM Memory Data Bus [29] DDR2 DRAM Memory Data Bus [25] LPDDR2 DRAM Memory Data Bus [15]  | N5           |
| PAD_IO[58]  | DDR IO      | DDR3 DRAM Memory Data Bus [25] DDR2 DRAM Memory Data Bus [27] LPDDR2 DRAM Memory Data Bus [9]   | P4           |



| Signal Name | Signal Type | Function  | Pin Location |
|-------------|-------------|---|--------------|
| PAD_IO[59]  | DDR IO      | DDR3 DRAM Memory Data Bus [30] DDR2 DRAM Memory Data Bus [24] LPDDR2 DRAM Memory Data Bus [8]   | T4           |
| PAD_IO[60]  | DDR IO      | DDR3 DRAM Input Data Mask [3] DDR2 DRAM Input Data Mask [3] LPDDR2 DRAM Memory Data Bus [13]    | N4           |
| PAD_IO[61]  | DDR IO      | DDR3 DRAM Memory Data Bus [26] DDR2 DRAM Memory Data Bus [29] LPDDR2 DRAM Memory Data Bus [12]  | R3           |
| PAD_IO[62]  | DDR IO      | DDR3 DRAM Memory Data Bus [27] DDR2 DRAM Memory Data Bus [30] LPDDR2 DRAM Memory Data Bus [11]  | M4           |
| PAD_IO[63]  | DDR IO      | DDR3 DRAM Input Data Mask [2] DDR2 DRAM Memory Data Bus [23] LPDDR2 DRAM Memory Data Bus [26]   | T1           |
| PAD_IO[64]  | DDR IO      | DDR3 DRAM Data Strobe [2] DDR2 DRAM Data Strobe Inverse [2] LPDDR2 DRAM Data Strobe [3]         | P2           |
| PAD_IO[65]  | DDR IO      | DDR3 DRAM Data Strobe Inverse [2] DDR2 DRAM Data Strobe [2] LPDDR2 DRAM Data Strobe Inverse [3] | P1           |
| PAD_IO[66]  | DDR IO      | DDR3 DRAM Memory Data Bus [19] DDR2 DRAM Memory Data Bus [21] LPDDR2 DRAM Input Data Mask [3]   | T2           |
| PAD_IO[67]  | DDR IO      | DDR3 DRAM Memory Data Bus [23] DDR2 DRAM Memory Data Bus [19] LPDDR2 DRAM Memory Data Bus [31]  | P3           |
| PAD_IO[68]  | DDR IO      | DDR3 DRAM Memory Data Bus [17] DDR2 DRAM Memory Data Bus [16] LPDDR2 DRAM Memory Data Bus [29]  | R2           |
| PAD_IO[69]  | DDR IO      | DDR3 DRAM Memory Data Bus [16] DDR2 DRAM Input Data Mask [2] LPDDR2 DRAM Memory Data Bus [27]   | N2           |
| PAD_IO[70]  | DDR IO      | DDR3 DRAM Memory Data Bus [21] DDR2 DRAM Memory Data Bus [18] LPDDR2 DRAM Memory Data Bus [25]  | R1           |
| PAD_IO[71]  | DDR IO      | DDR3 DRAM Memory Data Bus [18] DDR2 DRAM Memory Data Bus [22] LPDDR2 DRAM Memory Data Bus [30]  | N3           |




| Signal Name  | Signal Type        | Function   | Pin Location  |
|--------------|--------------------|--|---|
| PAD_IO[72]   | DDR IO             | DDR3 DRAM Memory Data Bus [20] DDR2 DRAM Memory Data Bus [20] LPDDR2 DRAM Memory Data Bus [28] | М3  |
| PAD_IO[73]   | DDR IO             | DDR3 DRAM Memory Data Bus [22] DDR2 DRAM Memory Data Bus [17] LPDDR2 DRAM Memory Data Bus [24] | M2  |
| Power Pins   | ·                  |  |   |
| VDD          | Core Power         | Digital Core Power   | F7, G7, G8, H8,<br>H9, H10, H11,<br>H12, H13, H14,<br>J8, J9, J10, J11,<br>J12, J13, K9,<br>K10, K11, K12 |
| VDDP_0       | 3.3V Power         | Digital Input/Output Power for Domain 0  | F8  |
| VDDP_1       | 3.3V/1.8V<br>Power | Digital Input/Output Power for Domain 1  | H16   |
| VDDP_2A      | 3.3V/1.8V<br>Power | Digital Input/Output Power for Domain 2A (Sensor IO Group 0 Power)                             | F16   |
| VDDP_2B      | 3.3V/1.8V<br>Power | Digital Input/Output Power for Domain 2B (Sensor IO Group 1 Power)                             | G16   |
| DVDD_DDR_RX  | Core Power         | Digital Power for DDR RX LDO (0.1uF CAP to GND)  | L8  |
| DVDD_DDR     | Core Power         | Digital Power for DDR TX   | M10   |
| VDDIO_DATA   | DDR Power          | IO Power for DDR Data  | M7, M8, N7, N8  |
| VDDIO_MCLK   | DDR Power          | IO Power for DDR Clock   | N10   |
| VDDIO_CMD    | DDR Power          | IO Power for DDR Command   | N11, N12  |
| AVDDL_MIPI   | Core Power         | Analog LV Power for MIPI RX (could be shared with VDD)   | G14   |
| AVDD1P2_MIPI | 0                  | LDO Output for MIPI TX (0.1uF Cap To GND)  | E15   |
| AVDD_NODIE   | 3.3V Power         | Analog Power for PM Domain   | M15   |
| DVDD_NODIE   | 0                  | PM Domain LDO Output (1uF Cap to GND)  | M16   |
| AVDD1D9 CDI  | 0                  | PM SPI Domain LDO Output (1uF Cap to GND)  | N16   |
| AVDD1P8_SPI  | 3.3V Power         | IO Power for PM Flash Domain Signal  | N16   |
| AVDD_PLL     | 3.3V Power         | Analog Power for PLL   | L7  |
| AVDD_XTAL    | 3.3V Power         | Analog Power for XTAL  | E11   |
| AVDD_RTC     | 3.3V Power         | Analog Power for RTC   | H19   |
| AVDD_USB     | 3.3V Power         | Analog Power for USB   | K8  |
| AVDD3P3_USB  | 3.3V Power         | Analog Power for USB2.0  | K7  |




| Signal Name   | Signal Type | Function                      | Pin Location  |
|---------------|-------------|-------------------------------|---|
| AVDD_ETH      | 3.3V Power  | Analog Power for Ethernet     | G6  |
| AVDD_AUD      | 3.3V Power  | Analog Power for Audio        | L6  |
| AVSS_XTAL_RTC | GND         | Analog Ground for RTC Crystal | G18   |
| GND           | GND         | Ground                        | A7, C3, C6, C7, C8, C14, D6, D7, D14, E2, E6, F1, F3, F11, F14, G9, G10, G11, G13, H6, J6, J14, J15, J16, K2, K4, K6, K13, K14, K15, L2, L3, L10, L11, L12, L13, L15, M5, M6, M12, M13, N1, N9, N13, N15, P7, P8, P9, P12, P13, P14, R6, R7, R13, R14, R15, T3, T16, U4, U8, U11, U14 |



# 4.3. Mechanical Dimensions







|                     | 6 1 1  | Common Dimensions |      |      |  |
|---------------------|--------|-------------------|------|------|--|
|                     | Symbol | MIN.              | NOR. | MAX. |  |
| Total<br>Thickness  | А      | 1.42              | 1.49 | 1.56 |  |
| Stand Off           | A1     | 0.22              | 0.27 | 0.32 |  |
| D- 4 - C:           | D      | 13 BSC            |      |      |  |
| Body Size           | Е      | 13 BSC            |      |      |  |
| Ball<br>Diameter    |        | 0.35              |      |      |  |
| Ball Pitch          | e      | 0.65 BSC          |      |      |  |
| Ball Count          | n      | 307               |      |      |  |
| Edge Ball           | D1     | 11.7 BSC          |      |      |  |
| Center to<br>Center | E1     | 11.7 BSC          |      |      |  |



# 5. ELECTRICAL CHARACTERISTIC

# 5.1. Absolute Maximum Ratings

| Parameter                            | Symbol                            | Min          | Тур. | Max.       | Unit   |
|--------------------------------------|-----------------------------------|--------------|------|------------|--------|
| Core Power Supply Voltage            | VDD                               | -0.3         |      | 1.26       | V      |
| 3.3V I/O Supply Voltage              | VDDP_0<br>VDDP_1                  | -0.3         |      | 3.63       | V      |
| 1.8~3.3V I/O Supply Voltage          | VDDP_2A<br>VDDP_2B<br>AVDD1P8_SPI | -0.3         |      | 3.63       | V      |
| DDR Digital Power Supply Voltage     | DVDD_DDR*                         | -0.3         |      | 1.26       | V      |
| DDR IO Power Supply Voltage (DDR3/L) | VDDIO_*<br>AVDD*_DRAM             | -0.3         |      | 1.8        | ٧      |
| DDR IO Power Supply Voltage (LPDDR2) | VDDIO_*<br>AVDD1_DRAM             | -0.3<br>-0.3 |      | 1.6<br>2.3 | V<br>V |
| PM IO Power Supply Voltage           | AVDD_NODIE                        | -0.3         |      | 3.63       | V      |
| 3.3V Analog Power Supply Voltage     | AVDD*                             | -0.3         |      | 3.63       | V      |
| 0.9V Analog Power Supply Voltage     | AVDDL*                            | -0.3         |      | 1.26       | V      |
| Storage Temperature                  | T <sub>STG</sub>                  | -40          |      | 150        | °C     |

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of device. Exposure to absolute maximum ratings for extended periods may affect device reliability.



# 5.2. Recommended Operating Conditions

| Parameter    | Description  | Min.  | Typ. | Max  | Unit |
|--------------|--|-------|------|------|------|
| VDD          | Digital Core Power   | 0.825 | 0.9  | 1.05 | V    |
| VDDP_0       | Digital Input/Output Power for Domain 0                            | 2.97  | 3.3  | 3.63 | V    |
| VDDP_1       | Digital Input/Output Power for Domain 1                            | 2.97  | 3.3  | 3.63 | V    |
| VDDP 2A      | Digital Input/Output Power for Domain 2A (Sensor IO Group 0 Power) | 2.97  | 3.3  | 3.63 | V    |
| VDDF_ZA      | Digital Input/Output Power for Domain 2A (Sensor IO Group 0 Power) | 1.62  | 1.8  | 1.98 | V    |
| VDDD 2B      | Digital Input/Output Power for Domain 2B (Sensor IO Group 1 Power) | 2.97  | 3.3  | 3.63 | V    |
| VDDP_2B      | Digital Input/Output Power for Domain 2B (Sensor IO Group 1 Power) | 1.62  | 1.8  | 1.98 | V    |
| DVDD_DDR_RX  | Digital Power for DDR RX LDO (0.1uF CAP to GND)                    | TBD   | 0.9  | TBD  | ٧    |
| DVDD_DDR     | Digital Power for DDR TX   | TBD   | 0.9  | TBD  | ٧    |
|              | (DDR3) IO Power for DDR Data                                       | 1.45  | 1.5  | 1.55 | V    |
| VDDIO DATA   | (DDR3L) IO Power for DDR Data                                      | 1.3   | 1.35 | 1.45 | V    |
| VDDIO_DATA   | (LPDDR2) IO Power for DDR Data                                     | 1.14  | 1.2  | 1.26 | V    |
|              | (DDR2) IO Power for DDR Data                                       | 1.71  | 1.8  | 1.89 | V    |
|              | (DDR3) IO Power for DDR Clock                                      | 1.45  | 1.5  | 1.55 | V    |
| ADDIO WCLK   | (DDR3L) IO Power for DDR Clock                                     | 1.3   | 1.35 | 1.45 | V    |
| VDDIO_MCLK   | (LPDDR2) IO Power for DDR Clock                                    | 1.14  | 1.2  | 1.26 | V    |
|              | (DDR2) IO Power for DDR Clock                                      | 1.71  | 1.8  | 1.89 | V    |
|              | (DDR3) IO Power for DDR Command                                    | 1.45  | 1.5  | 1.55 | V    |
| VDDIO CMD    | (DDR3L) IO Power for DDR Command                                   | 1.3   | 1.35 | 1.45 | V    |
| VDDIO_CMD    | (LPDDR2) IO Power for DDR Command                                  | 1.14  | 1.2  | 1.26 | V    |
|              | (DDR2) IO Power for DDR Command                                    | 1.71  | 1.8  | 1.89 | V    |
| AVDDL_MIPI   | Analog LV Power for MIPI RX (could be shared with VDD)             | TBD   | 0.9  | TBD  | ٧    |
| AVDD1P2_MIPI | LDO Output for MIPI TX (0.1uF Cap To GND)                          | TBD   | 0.9  | TBD  | V    |
| AVDD_NODIE   | Analog Power for PM Domain   | 2.97  | 3.3  | 3.63 | V    |
| DVDD_NODIE   | PM Domain LDO Output (1uF Cap to GND)                              | TBD   | 0.9  | TBD  | V    |
| AVDD1P8_SPI  | PM SPI Domain LDO Output (1uF Cap to GND)                          | TBD   | 1.8  | TBD  | ٧    |
|              | External power supply for 3.3V IO                                  | 2.97  | 3.3  | 3.63 | ٧    |
| AVDD_PLL     | Analog Power for PLL   | 3.14  | 3.3  | 3.46 | ٧    |




| Parameter            | Description               | Min. | Тур. | Max  | Unit     |
|----------------------|---------------------------|------|------|------|----------|
| AVDD_XTAL            | Analog Power for XTAL     | 3.14 | 3.3  | 3.46 | ٧        |
| AVDD_RTC             | Analog Power for RTC      | 1.6  | 3    | 3.6  | ٧        |
| AVDD_POC             | Analog Power for POC      | 1.6  | 3    | 3.6  | ٧        |
| AVDD_USB             | Analog Power for USB      | 3.14 | 3.3  | 3.46 | V        |
| AVDD3P3_USB          | Analog Power for USB2.0   | 3.14 | 3.3  | 3.46 | V        |
| AVDD_ETH             | Analog Power for Ethernet | 3.14 | 3.3  | 3.46 | V        |
| AVDD_AUD             | Analog Power for Audio    | 3.14 | 3.3  | 3.46 | <b>V</b> |
| Junction Temperature |                           |      |      | 125  | °C       |



## 6. ORDERING GUIDE

| Part Number | Temperature Range | Package Description | Package Option |
|-------------|-------------------|---------------------|----------------|
| SSC8629G    | -40°C to +85°C    | BGA                 | 307            |

# 6.1. Marking Information



## **DISCLAIMER**

SIGMASTAR TECHNOLOGY RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY SIGMASTAR TECHNOLOGY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. SSC8629G comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.