

# SSD201 Smart HD Display Controller

Preliminary Data Sheet Version 0.4





© 2020 SigmaStar Technology Corp. All rights reserved.

SigmaStar Technology makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, non-infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by SigmaStar Technology arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

SigmaStar is a trademark of SigmaStar Technology Corp. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.



# **REVISION HISTORY**

<b>Revision No.</b>	Description	Date
0.1	Initial release	05/16/2019
0.2	Updated Pin #50	07/19/2019
0.3	<ul> <li>Updated Pin #36, 37, 125 and 126</li> </ul>	08/15/2019
0.4	Added AC/DC Specifications	03/06/2020



#### **FEATURES**

- High Performance Processor Core
  - ARM Cortex-A7 Dual Core up to 1.2GHz
  - 32KB I-Cache/32KB D-Cache/256KB L2-Cache
  - Neon and FPU
  - Memory Management Unit for Linux support
  - · DMA Engine
- H.264/AVC Decoder
  - Variable block size (16x16, 16x8, 8x16, 8x8, 8x4, 4x8 and 4x4)
  - CABAC/CAVLC support
  - Error detection, concealment and error resilience tools
  - Supports max. resolution FHD (1920x1080) with 60fps decode
- H.265/HEVC Decoder
  - I/P/B slices
    - All intra-prediction modes
    - All inter-prediction modes
  - Variable CTU size: 64x64 to 16x16
    - Variable Prediction Unit (PU) size: 64x64 to 4x4
    - Variable Transform Unit (TU) size: 32x32 to 4x4
  - High performance CABAC decoding
  - Sample Adaptive Offset (SAO)
  - Robust error concealment
  - Supports max. resolution FHD (1920x1080) with 60fps decode

#### JPEG Encoder

- Supports JPEG baseline encoding
- Supports YUV422 or YUV420 formats
- Supports max. resolution FHD (1920x1080) with 15fps
- Display Subsystem
  - Supports multi-window (max. 4 + 1 PIP) fetch, merge, and scale-up function
  - Built-in contrast, brightness, sharpness, and saturation control
  - TTL output up to HD 60fps with RGB565 or RGB666 or RGB888 format

- MIPI TX DSI 4-lane with max. 1.5Gbps and output up to FHD 60fps
- Supports FHD graphic layer with Index 4/8, ARGB1555/ARGB4444/ARGB8888, RGB565, and YUV422 format
- Supports UI/OSD layer with max. resolution FHD (1920x1080)
- Supports cursor layer with max. resolution 256x256
- 2D Graphics Engine
  - · Line draw
  - · Rectangle/gradient rectangle fill
  - Bitblt/Stretch Bitblt/Italic Bitblt
  - Palette mode (1/2/4/8-bit)
  - Format transformation
  - Color space conversion
  - Clipping
  - Alpha blending
  - Rotation/Mirror
  - Dither

#### Audio Processor

- One mono ADC for microphone input
- Two stereo DMIC inputs
- One stereo DAC for lineout
- Supports 8K/16K/32K/48KHz sampling rate audio recording
- ADC Pre-Amp gain supports 0dB, 6dB, 13dB, 23dB, 30dB, and 36dB
- ADC boost gain supports -6dB ~ 15dB or 0dB
   ~ 21dB with interval 3dB
- ADC digital gain supports -63.5dB ~ 33dB with interval 0.5dB, can be muted to zero
- SNR of DR A-Weighted ADC > 90dB (@gain = 0dB)


#### ■ NOR/NAND Flash Interface

 Supports 1/2/4-bit SPI-NOR / NAND (with ECC) flash with two chip selects

#### ■ SDIO 2.0 Interface

- Compatible with SDIO spec. 2.0, data bus 1/4 bit mode
- Compatible with SD spec. 2.0, data bus 1/4 bit mode







#### USB 2.0 Interface

- · Two high-speed USB2.0 hosts
- Connects to external mouse, Wi-Fi, AI chip or hard disk

#### DRAM Memory

- Supports 16-bit 512Mb DDR2 memory with max. 1333Mbps
- One embedded DDR2 memory
- · Supports ODT function
- Supports auto-refresh and self-refresh mode

#### Ethernet

- Supports two Ethernet ports
- Supports 10/100Mbps half/full-duplex
- One built-in 10/100M Ethernet PHY
- Supports one RMII to connect external PHY
- · Supports two LEDs for ePHY

#### Security Engines

- Supports AES/DES/3DES/RSA/SHA-I/SHA-256
- · Supports secure booting

#### Real Time Clock (RTC)

- Built-in RTC working with 32.768 KHz crystal
- Tick time interrupt (millisecond)
- Supports ultra-low power (<3uA) RTC-mode for long battery application

#### Peripherals

- Dedicated GPIOs for system control
- Four PWM outputs
- Three generic UARTs and one fast UART with flow control
- Three generic timers and one watchdog timer
- One SPI master
- Two I2C masters
- One IR input

#### Miscellaneous

- Built-in efuse with 1024-bit to store device ID,
   AES key, chip configurations, etc.
- Built-in power on reset (POR)
- Built-in SAR ADC with 3-channel analog inputs for different kinds of applications

#### Operating Voltage Range


- Core: 0.9V
- I/O: 1.8V ~ 3.3V
- DRAM: 1.8V
- Power Consumption: TBD.
- Operation temperature -20°C ~ 85°C

#### Package


• 128-pin QFN, 12.3mm x 12.3mm



#### **BLOCK DIAGRAM**









#### **GENERAL DESCRIPTION**

The SSD201 is a highly integrated SOC. Based on ARM Cortex-A7 dual-core, it integrates H.264/H.265 video decoder, 2D graphics engine, TTL/MIPI display with adjustable picture quality engine and other useful peripherals for smart display applications.


A typical utilization of the SSD201 application processor is demonstrated in the block diagram. The completed system includes a connectivity module (Wi-Fi or Ethernet), and a non-volatile storage (NOR flash, NAND flash or SD card). External crystal of 32KHz frequency is used to drive the Real Time Clock (RTC), which can keep time scale when the main system clock is off. The H.264/H.265 engine decodes video streams from network and sends them to the display sub-system. Before outputting to TTL or MIPI TX panel, the images can be enhanced with respect to brightness/contrast/saturation/sharpness to give the best picture quality. The NOR or NAND flash is usually reserved for operating system and application software. Moreover, other peripherals like SAR ADC, Audio ADC/DAC, UARTs, PWMs, GPIOs and SPI are supported to realize applications with maximal flexibility.

Besides, the SSD201 supports secure booting and personalization authentication mechanism for securing system. The AES/DES/3DES cipher engines could also help encrypt the compressed video/audio streams to protect privacy.





#### **PIN DIAGRAM**





## **SIGNAL DESCRIPTION**

Signal Name	Signal	Function	QFN128
	Туре		Pin Location
System Reset Interfac	e		,
PM_RESET	I	System Reset	33
		(Active High)	
Debug UART Interface	•	XIO	T
PM_UART_RX	I	Debug UART Receive Data Input with Pull Up Resistor / Slave I2C Serial Clock	34
PM_UART_TX	0	Debug UART Transmit Data Output with Pull Up Resistor / Slave I2C Serial Data	35
System Interface		CO Y. X.	1
XTAL_IN	I	24MHz Crystal Input	14
XTAL_OUT	0	24MHz Crystal Output	15
XTAL_IN_32K	I	32.768KHz Crystal Input	18
XTAL_OUT_32K	0	32.768KHz Crystal Output	19
SE_XTAL_OUT	0	24MHz Clock Output	16
SPI Flash Interface			
PM_SPI_CZ	0	SPI Flash Chip Select (Active Low)	26
PM_SPI_DI	0	SPI Flash Serial Data To Device (MOSI)	28
PM_SPI_WPZ	0	SPI Flash Write Protect	31
PM_SPI_DO	I	SPI Flash Serial Data From Device (MISO)	29
PM_SPI_CK	0	SPI Flash Clock	27
PM_SPI_HLD	0	SPI Flash Hold	30
PM GPIO Interface			
PM_IRIN	I /	General Purpose Input/Output Infrared Input from IR Receiver	32
SAR ADC Interface			
SAR_GPIO0	I	General Purpose Input/Output or Muxed to SARADC Input Channel 0	22
SAR_GPIO1	I	General Purpose Input/Output or Muxed to SARADC Input Channel 1	21
SAR_GPIO2	I	General Purpose Input/Output or Muxed to SARADC Input Channel 2	20
GPIO Interface			



Signal Name	Signal Type	Function	QFN128 Pin Location
GPIO0	I/O	General Purpose Input/Output 0	99
GPIO1	I/O	General Purpose Input/Output 1	100
GPIO2	I/O	General Purpose Input/Output 2	101
GPIO3	I/O	General Purpose Input/Output 3	102
GPIO4	I/O	General Purpose Input/Output 4	121
GPIO5	I/O	General Purpose Input/Output 5	122
GPIO6	I/O	General Purpose Input/Output 6	123
GPIO7	I/O	General Purpose Input/Output 7	124
GPIO10	I/O	General Purpose Input/Output 10	127
GPIO11	I/O	General Purpose Input/Output 11	128
GPIO12	I/O	General Purpose Input/Output 12	1
GPIO13	I/O	General Purpose Input/Output 13	2
GPIO14	I/O	General Purpose Input/Output 14	3
GPIO47	I/O	General Purpose Input/Output 47	36
GPIO48	I/O	General Purpose Input/Output 48	37
GPIO85	I/O	General Purpose Input/Output 85	5
GPIO86	I/O	General Purpose Input/Output 86	6
GPIO90	I/O	General Purpose Input/Output 90	10
UART Interface			
UART1_RX	I	UART 1 Receive Data Input	38
UART1_TX	0	UART 1 Transmit Data Output	39
UART2_RX	I	UART 2 Receive Data Input	125
UART2_TX	0	UART 2 Transmit Data Output	126
Fast UART Interface	e	4	
FUART_RX	I	Fast UART Receive Data Input	52
FUART_TX	7 0	Fast UART Transmit Data Output	53
FUART_CTS	I	Fast UART Clear to Send	54
FUART_RTS	0	Fast UART Request to Send	55
10/100M Ethernet	Interface		
ETH_RN	I	10/100M Ethernet Differential Pair of Receiver Signal Negative	107
ETH_RP	I	10/100M Ethernet Differential Pair of Receiver Signal Positive	108
ETH_TN	0	10/100M Ethernet Differential Pair of Transmitter Signal Negative	109



Signal Name	Signal Type	Function	QFN128 Pin Location
ETH_TP	0	10/100M Ethernet Differential Pair of Transmitter Signal Positive	110
PM_LED0	0	10/100M Ethernet LED0 Control Driven Active When Linked	103
PM_LED1	0	10/100M Ethernet LED1 Control Driven Active When Linked in 100 Base-TX and Blinking When Transmitting or Receiving Data	104
SD 2.0 Card Interface		76,	$\lambda$
SD_CLK	0	SD 2.0 Clock	94
SD_CMD	0	SD 2.0 Command	95
SD_D0	I/O	SD 2.0 Data Bus 0	93
SD_D1	I/O	SD 2.0 Data Bus 1	92
SD_D2	I/O	SD 2.0 Data Bus 2	97
SD_D3	I/O	SD 2.0 Data Bus 3	96
PM_SD_CDZ	I	Power Manage SD 2.0 Card Detect	91
Line Out Interface			
AUD_LINEOUT_L0	0	Audio Left Channel Line Output	116
AUD_LINEOUT_R0	0	Audio Right Channel Line Output	115
AUD_VAG	0	Audio Reference Voltage from 1/2 AVDD_AUD	120
AUD_VRM_DAC	I	Audio Reference Voltage for DAC	119
Analog Microphone In	terface		
AUD_MICIN0	I	Audio Left Channel Microphone Positive Input	118
AUD_MICCM0	I	Audio Left Channel Microphone Negative Input	117
USB 2.0 Interface	<b>///&gt;</b>		
DM_P1	I/O	USB 2.0 Differential Pair, Negative	63
DP_P1	I/O	USB 2.0 Differential Pair, Positive	62
DM_P2	I/O	USB 2.0 Differential Pair, Negative	112
DP_P2	I/O	USB 2.0 Differential Pair, Positive	111
Parallel LCD Interface	1		
TTL0	0	Parallel LCD Data 0	56
TTL1	0	Parallel LCD Data 1	57
TTL2	0	Parallel LCD Data 2	58
TTL3	0	Parallel LCD Data 3	59
TTL4	0	Parallel LCD Data 4	60
TTL5	0	Parallel LCD Data 5	61




Signal Name	Signal	Function	QFN128
	Туре		Pin Location
TTL6	0	Parallel LCD Data 6	65
TTL7	0	Parallel LCD Data 7	66
TTL8	0	Parallel LCD Data 8	67
TTL9	0	Parallel LCD Data 9	68
TTL10	0	Parallel LCD Data 10	69
TTL11	0	Parallel LCD Data 11	70
TTL12	0	Parallel LCD Data 12	71
TTL13	0	Parallel LCD Data 13	72
TTL14	0	Parallel LCD Data 14	73
TTL15	0	Parallel LCD Data 15	74
TTL16	0	Parallel LCD Data 16	79
TTL17	0	Parallel LCD Data 17	80
TTL18	0	Parallel LCD Data 18	81
TTL19	0	Parallel LCD Data 19	82
TTL20	0	Parallel LCD Data 20	83
TTL21	0	Parallel LCD Data 21	84
TTL22	0	Parallel LCD Data 22	85
TTL23	0	Parallel LCD Data 23	86
TTL24	0	Parallel LCD Data 24	87
TTL25	0	Parallel LCD Data 25	88
TTL26	0	Parallel LCD Data 26	89
TTL27	0	Parallel LCD Data 27	90
DMIC Interface			
DMIC_R	0	Digital Microphone Right	7
DMIC_L	I/O	Digital Microphone Left	8
DMIC_CLK	I //	Digital Microphone Clock	9
Power pins		X	
VDD	Core Power	Digital Core Power	4, 12, 25, 42, 51, 77, 78, 105
VDDP_0	3.3V Power	Digital Power for VDDP_0 Group	11
VDDP_1	3.3V Power	Digital Power for VDDP_1 Group	76, 98
DVDD_DDR_RX	0	LDO output for DDR (Cap to GND)	50
DVDD_DDR	Core Power	Digital Power for DDR TX	49
VDDIO_DATA	DDR Power	Analog Power for DDR MCLK/DATA	40, 43, 44, 45



Signal Name	Signal Type	Function	QFN128 Pin Location
AVDDIO_DRAM	DDR Power	Stack DRAM Power	41, 46
AVDD1P2_MIPI	0	LDO Output for MIPI TX (Cap To GND)	75
AVDD_NODIE	3.3V Power	Analog Power for PM	23
AVDD_PLL	3.3V Power	Analog Power for PLL	48
AVDD_XTAL	3.3V Power	Analog Power for XTAL	13
AVDD_RTC	3.3V Power	Analog Power for RTC	17
AVDD_USB	3.3V Power	Analog Power for USB Port 1	64
AVDD_USB	3.3V Power	Analog Power for USB Port 2/3	113
AVDD_ETH	3.3V Power	Analog Power for Ethernet	106
AVDD_AUD	3.3V Power	Analog Power for Audio	114
GND_EFUSE	I	Power Source if eFuse is Burnt (Connected to Ground)	24
AVSSIO_DQ	GND	GND for AVSSIO_DQ	47
GND	GND	Digital Ground	ePad



#### **MECHANICAL DIMENSIONS**





## **ELECTRICAL SPECIFICATIONS**

## **Interface Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit
DIGITAL INPUTS					
Input Voltage, High	$V_{\mathrm{IH}}$	2.5			V
Input Voltage, Low	$V_{\mathrm{IL}}$	•		0.8	V
Input Current, High	${ m I}_{ m IH}$	X		-1.0	uA
Input Current, Low	${ m I}_{ m IL}$			1.0	uA
Input Capacitance			5	1	_pF
DIGITAL OUTPUTS					
Output Voltage, High	Voh	VDDP-0.1Note			V
Output Voltage, Low	V <sub>OL</sub>			0.1	V
SAR ADC Input		0		$V_{VDD\_33}$	V
AUDIO OUTPUTS			V. IX		
Line-Out			2.54		Vp-p
XTAL Specifications					
Input Voltage, High	V <sub>IH</sub>	2.0		3.6	V
Input Voltage, Low	V <sub>IL</sub>	-0.3		0.8	V
Clock frequency			24		MHz
Crystal accuracy			+/-30		ppm
Long-term jitter		1	+/-500		ps

Note: 1. VDDP can be V<sub>VDD\_33</sub>, V<sub>VDD\_15</sub>
2. 0.9Vrms @10Kohm load

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур.	Max.	Unit
3.3V Supply Voltage	V <sub>VDD_33</sub>	3.14	3.3	3.46	V
1.8V Supply Voltage (DDR II)	V <sub>VDD_18</sub>	1.71	1.8	1.89	٧
Core Power Supply Voltage (Core)	V <sub>VDD_core</sub>	0.87	0.9	0.93	V
Ambient Operation Temperature	TA	-20		85	°C
Junction Temperature	Tı			125	°C



# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Тур.	Max.	Unit
3.3V Supply Voltage	V <sub>VDD_33</sub>	2.97	3.3	3.63	٧
1.8V Supply Voltage (DDR II)	V <sub>VDD_18</sub>			1.98	٧
Core Power Supply Voltage (Core)	V <sub>VDD_core</sub>			1.1	٧
Storage Temperature	T <sub>STG</sub>	-40		150	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of device. Exposure to absolute maximum ratings for extended periods may affect device reliability.



## **AC/DC SPECIFICATIONS**

## **USB** Interface

## **USB Full Speed DC Characteristics**

Parameter	Min Typ	) Max	Unit
Input Levels			
Differential Receiver Input Sensitivity	0.2	1	V
Single-Ended Receiver Low Level Input Voltage		0.8	V
Single-Ended Receiver High Level Input Voltage	2.0	12/	V
Output Levels		- 12V	
Low Level Output Voltage	X	0.3	V
High Level Output Voltage	2.8		V
Termination	XX		4
Driver Output Impedance	40.5	49.5	Ω
Pull-up Resistor Impedance (Idle Bus)	0,9	1.575	kΩ
Pull-up Resistor Impedance (Upstream Port Receiving)	1.425	3.090	kΩ
Pull-down Resistor Impedance	14.25	24.80	kΩ

## USB High Speed DC Characteristics


Parameter	Min	Тур	Max	Unit
Input Levels				
Differential Receiver Input Sensitivity	100			mV
Squelch Detection Threshold	100		150	mV
Output Levels				
Low Level Output Voltage (45Ω Load)	-10		10	mV
High Level Output Voltage (45Ω Load)	360		440	mV
Termination				
Driver Output Impedance	40.5		49.5	Ω




## **EPHY Interface**

Parameter	Min	Тур	Max	Unit
ETHERNET ANALOG INTERFACE (10BASE-T)				
Analog Input Range	4.4	5	5.6	Vdp-p
Differential Input Impedance		100		ohm
ETHERNET ANALOG INTERFACE (100BASE-TX)		<b>O</b> ,		
Analog Input Range	1.9	2	2.1	Vdp-p
Differential Input Impedance		100		ohm
Rise/Fall Time	3	4	5	ns
Rise/Fall Time Symmetry			0.5	ns
Duty Cycle Distortion	-0.25		0.25	ns
Amplitude Symmetry	98	100	102	%
Overshoot	4	X	5	%

#### 100BASE-TX



#### 10BASE-T






## **RMII** interface

#### **AC Characteristics**

Symbol	Parameter	Min	Тур	Max	Unit
	REF_CLK Frequency		50		MHz
	REF_CLK Duty Cycle	35		65	%
Tsu	TXD[1:0], TX_EN, RXD[1:0], CRS_DV, RX_ER Data Setup to REF_CLK Rising Edge	4		<b>Y</b>	ns
Thold	TXD[1:0], TX_EN, RXD[1:0], CRS_DV, RX_ER Data Hold from REF_CLK Rising Edge	2			ns






## **SDIO Interface**


## Data Output (TX) Timing

Symbol	Parameter	Min	Max	Unit	Remarks
tDOS	Data Output Setup Time	6	-	ns	
tDOH	Data Output Hold Time	6	-	ns	



# Data Input (RX) Timing

Symbol	Parameter	Min	Max	Unit	Remarks
tDIS	Data Input Setup Time	6		ns	
tDIH	Data Input Hold Time	1.5	<u></u>	ns	






## **SD Card Interface**


## Data Output (TX) Timing

Symbol	Parameter	Min	Max	Unit	Remarks
tDOS	Data Output Setup Time	6	-	ns	
tDOH	Data Output Hold Time	6	-	ns	



# Data Input (RX) Timing

Symbol	Parameter	Min	Max	Unit	Remarks
tDIS	Data Input Setup Time	6	XXIII	ns	
tDIH	Data Input Hold Time	1.5		ns	





## **Audio Interface**

#### Stereo Audio-DAC Interface

Parameter	Min	Тур	Max	Unit
Frequency Response (20KHz)	-1.0	0	+0.1	dB
THD+N (1KHz sine-wave; -3dBFS) [dB, non A-weighted]	X	-80		dB
S/N-ratio [dB, A-weighted]		92		dB
Dynamic-range [dB, A-weighted]		92		dB
Crosstalk (1KHz sine-wave: full scale)		-90	1	dB
Analog Output Level (1KHz sine-wave: full scale)		1	10/	Vrms
Load Impedance		1000		ohm


## Stereo Audio-ADC Interface

Parameter		Min Typ	Max	Unit
THD+N (1KHz sine-wave; -3dBFS) [dB, non A-weighted]	(O)	-80		dB
S/N-ratio [dB, A-weighted]	7	90		dB
Dynamic Range [dB, A-weighted]		90		dB
Crosstalk (1KHz sine-wave: full scale)	1/17	-85		dB
Analog Input Range (-1.4dBFS)		1		Vrms



## IR Receiver Interface

## **AC Timing Diagram**



#### **IR SW Mode**

Davasatav	Combal	Standar	rd Mode	Unit	
Parameter	Symbol	Min.	Max.	Onic	
Pulse Width	t <sub>p</sub>	1.0	20000.0	us	

## **SAR Interface**


## SAR ADC DC Spec

Parameter	Min	Тур	Max	Unit
SAR ADC Input	0		AVDD_NODIE	V



## SPI NOR Interface

## SPI Data Timing - CSZ, SCK, SDI and SDO



## SPI AC Characteristics for Operation

Parameter	Symbol	Min	Тур	Max	Unit	Remarks
CS High	tSHSL	1	\'V	15	tCYC	
CS Setup	tSLCH	1		15	tCYC	
CS Hold	tCHSH	71		15	tCYC	
SCK period	tCYC	9.3			ns	
SCK High Time	tCH	45	50	55	%	
SCK Low Time	tCL	45	50	55	%	
Master Out Slave In	tMOSI	-2		(tCYC/2)-2	ns	Relative to the falling edge of SCK
Master In Slave Out Setup time	tMISOSU	4.6			ns	Relative to the falling edge of SCK
Master In Slave Out Hold time	tMISOH	0.3			ns	Relative to the falling edge of SCK

## SPI DC Characteristics for Operation


Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Input Low Voltage	VIL			0.9	V	
Input High Voltage	VIH	2.0			V	



## **MSPI** Interface

#### **AC Characteristics**


Parameter	Symbol	Min	Max	Unit	Remarks
SCZ Active Setup Time Relative to SCK	tSLCH	4	255	cycle	1 cycle = tCYC
SCZ Deselect Time	tSHSL	4.5	255	cycle	1 cycle = tCYC
SCK Period Time	tCYC	37.1		ns	. 17
SCK High Time	tCH	tCYC/2	* 0	ns	
SCK Low Time	tCL	tCYC/2		ns	7 151
Master Out Slave In	tMOSI	5-(tCYC/2)	(tCYC/2)-2	ns	Relative to the falling edge of SCK
Master In Slave Out Setup Time	tMISOSU	6)		ns	Relative to the falling edge of SCK
Master In Slave Out Hold Time	tMISOH	0.3	1 . 4	ns	Relative to the falling edge of SCK
Byte Interval	tbyte_int	0	255	cycle	1 cycle = tCYC





## **SPI NAND Interface**

## SPI Data Timing - CSZ, SCK, SDI and SDO



# SPI AC Characteristics for Operation

Parameter	Symbol	Min	Тур	Max	Unit	Remarks
CS High	tSHSL	1		15	tCYC	
CS Setup	tSLCH	1	<u> </u>	15	tCYC	
CS Hold	tCHSH	1		15	tCYC	
SCK period	tCYC	9.3		0.0	ns	
SCK High Time	tCH	45	50	55	%	
SCK Low Time	tCL	45	50	55	%	
Master Out Slave In	tMOSI	-2		(tCYC/2)-2	ns	Relative to the falling edge of SCK
Master In Slave Out Setup time	tMISOSU	4.6			ns	Relative to the falling edge of SCK
Master In Slave Out Hold time	tMISOH	0.3			ns	Relative to the falling edge of SCK

## SPI DC Characteristics for Operation


Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Input Low Voltage	VIL			0.9	٧	
Input High Voltage	VIH	2.0			V	



## **UART Interface**

#### **AC Characteristics**


Parameter	Symbol	Min	Тур	Max	Unit
Baud Rate Period	Tbr		115200		bps
UART Sampling Period	Tsmp		1/16		Tbr





## **I2C Interface**

## **AC Timing Diagram**



#### Standard Mode

	Complete	Standard	l mode	11-11
Parameter	Symbol	Min	Max	Unit
Clock Frequency	fSCL	-	100	kHz
Re-start Hold Time	tHD;STA	4	-	μs
SCL Low Period	tLOW	4.7	-	μs
SCL High Period	tHIGH	4.0	-	μs
RE-start Set-up Time	tSU;STA	4.7	-	μs
SDA Hold Time	tHD;DAT	5	-	μs
SDA Set-up Time	tSU;DAT	250	-	ns
Rise Time of Signals	tr	-	1000	ns
Fall Time of Signals	tf	-	300	ns
STOP Set-up Time	tsu;sto	4.0	-	μs
Bus Free High Time between STOP and START Condition	tBUF	4.7	-	μs



#### Fast Mode


	Complete	Fast m		
Parameter	Symbol	Min	Max	Unit
Clock Frequency	fSCL	-	400	kHz
Re-start Hold Time	tHD;STA	0.6	-	μs
SCL Low Period	tLOW	1.3	-	μs
SCL High Period	tHIGH	0.6	-	μs
RE-start Set-up Time	tSU;STA	0.6	-	μs
SDA Hold Time	tHD;DAT	0	0.9-	μs
SDA Set-up Time	tSU;DAT	100	1-1	ns
Rise Time of Signals	tr	20+0.1Cb	300	ns
Fall Time of Signals	tf	20+0.1Cb	300	ns
STOP Set-up Time	tSU;STO	0.6	-	μs
Bus Free High Time between STOP and START Condition	tBUF	1,3	-C	μs

Note: Cb = total capacitance of one bus line in pF



## **I2S Interface**

## **I2S Audio Output Timing**



Parameter	Symbol	Min Typ Max	Unit
Edge of BCK to Changing WS	Tclk_ws	-8	ns
Edge of BCK to Changing SD	Tclk_sd	-8 - 8	ns
BCK Duty Cycle	<u> </u>	50 -	%
BCK Period (FS = 48KHz)	-	326 -	ns
BCK Frequency (FS = 48KHz)	-//	- 3.072 -	MHz

# 256FS Audio Clock Output Timing

**MCK** 




Parameter	Symbol	Min	Тур	Max	Unit
MCK Period (FS = 48KHz)	-	-	81.38	-	ns
MCK Frequency (FS = 48KHz)	-	-	12.288	ı	MHz
Jitter	Tj	-	-	2	ns



## Video DAC Interface


Parameter	Min	Тур	Max	Unit
VIDEO ANALOG OUTPUT				
CVBS/S-Video/YPbPr Output				
Output Low		0		V
Output High		1.3		V



Symbol	Description	Min	Max	Unit
UI	As HS differential data unit	0.83	12.5	ns
Tclk-post	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.  Interval is defined as the period from the end of THS-TRAIL to the beginning of TCLK-TRAIL.		60	ns
T <sub>LPX</sub>	Transmitted length of any Low-Power state period	50	-	ns
T <sub>CLK_PREPARE</sub>	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38	95	ns
T <sub>CLK</sub> -zero	Time that the transmitter drives the HS-0 state prior to starting the Clock.	262	-	ns
T <sub>CLK-PRE</sub>	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8		UI
T <sub>CLK-SETTLE</sub>	Time interval during which the HS receiver should ignore any Clock Lane HS transitions, starting from the beginning of TCLK-prepare.	95	300	ns
T <sub>HS-EXIT</sub>	Time that the transmitter drives LP-11 following a HS burst.	100		ns
T <sub>CLK</sub> -TRAIL	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60		ns



## Data Lane



Symbol	Description	Min	Max	Unit
UI	As HS single data unit	0.83	12.5	ns
Ths-skip	Time interval during which the HS-RX should ignore any transitions on the Data Lane, following a HS burst. The end point of the interval is defined as the beginning of the LP-11 state following the HS burst.	40	55 ns + 4*UI	ns
T <sub>LPX</sub>	Transmitted length of any Low-Power state period	50	-	ns
T <sub>HS_PREPARE</sub>	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	40 ns + 4*UI	85ns + 6*UI	ns
T <sub>HS</sub> -zero	Time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	105 ns + 10*UI	-	ns
T <sub>HS</sub> -SYNC	Time that the HS Start-of-Transmission (SoT) procedure shall transmit '00011101' as sync pattern.	8 *	· UI	UI
T <sub>HS-settle</sub>	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of THS-PREPARE.  The HS receiver shall ignore any Data Lane transitions before the minimum value, and the HS receiver shall respond to any Data Lane transitions after the maximum value.	85ns + 6*UI	145 ns + 10*UI	ns
T <sub>HS-EXIT</sub>	Time that the transmitter drives LP-11 following a HS burst.	100		ns
T <sub>HS</sub> -trail	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst.	Max(8*UI, 60 ns + 4UI)		ns
T <sub>EOT</sub>	Transmitted time interval from the start of THS-TRAIL or TCLK-TRAIL, to the start of the LP-11 state following a HS burst.		105 ns + 12*UI	ns



## HARDWARE POWER SEQUENCE PROCEDURE

The timing requirements of the hardware reset signal are shown as below:

#### Hardware Reset

HWRESET: Chip Reset; High Reset (Level)

The HWRESET pin is suggested to connect with 3.3V standby as shown in Figure 1. The VIH is 2V (Typ) +/-10% (2.2V $\sim$ 1.8V); the VIL is 1.2V (Typ) +/-10% (1.08V $\sim$ 1.32V). The power sequence is as shown in Figure 2.





Figure 1: Reset Application Circuit



#### External Reset IC with External LDO

The timing is shown as Figure 2. The RST and power waveform must satisfy Figure 2 with parameters listed in Table 1.



#### Note:

- \*3.3V standby power (AVDD\_NODIE, AVDD\_XTAL, AVDD\_ETH)
- \*1.0V/0.9V (VDD)
- \*1.8V (AVDDIO\_DRAM, VDDIO\_DATA, VDDIO\_CMD)
- \*3.3V normal power (AVDD\_AUD, AVDD\_PLL, AVDD\_USB, VDDP\_1, VDDP\_3)

Figure 2: Power on Sequence


Table 1: Power Requirements

Time	Description	Min	Typ.	Max	Unit
$t_1$	XTAL stable to Reset falling	5	_	_	ms
t <sub>2</sub>	Reset pulse width	5	_	_	ms
t <sub>3</sub>	Normal 3.3V, 1.8V, and VDDC power rising time (0% to 100%)	_	_	20	ms
t <sub>4</sub>	Normal 3.3V and 1.8V to VDDC lead time	1	_	_	ms



#### Without External Reset IC with External LDO

The timing is shown as Figure 3. The power waveform must satisfy Figure 3 with parameters listed in Table 1.



#### Note:

- \*3.3V standby power (AVDD\_NODIE, AVDD\_XTAL, AVDD\_ETH)
- \*1.0V/0.9V (VDD)
- \*1.8V (AVDDIO\_DRAM, VDDIO\_DATA, VDDIO\_CMD)
- \*3.3V normal power (AVDD\_AUD, AVDD\_PLL, AVDD\_USB, VDDP\_1, VDDP\_3)

Figure 3: Power on Sequence

Table 2: Power Requirements


Time	Description	Min	Typ.	Max	Unit
t <sub>1</sub>	Normal 3.3V, 1.8V, and VDDC power rising time (0% to 100%)	_	1	20	ms
t <sub>2</sub>	Normal 3.3V and 1.8V to VDDC lead time	1	1		ms



#### **MSPI OPERATION EXAMPLE**


This section describes an example of MSPI operation.

- (0). Initial
- (1). CS goes low
- (2). Write 2Bytes data
- (3). Read 1Bytes data
- (4). CS goes high



I2C clock frequency configurable is between 100Khz ~ 400Khz

# Set MIIC Speed





clk_miic	12MHz	24MHz	
lcnt (>1.3us)	>16T	>31T	
hcnt (>0.6us)	>8T	>15T	
start (>0.6us)	>8T	>15T	
stop (>0.6us)	>8T	>15T	
between start and stop (>1.3us)	>16T	>31T	1
data_latch (>0us)	>0T	>0T	117
sda change (<0.9us)	<11T	<22T	7


Register name	Address	Description
reg_stop_cnt	'h08[15:0]	Sets the SCL and SDA count for stop
reg_hcnt	`h09[15:0]	Sets the SCL clock high-period count
reg_lcnt	'h0a[15:0]	Sets the SCL clock low-period count
reg_sda_cnt	`h0b[15:0]	Sets the clock count between falling edge SCL and SDA
reg_start_cnt	`h0c[15:0]	Sets the SCL and SDA count for start
reg_data_lat_cnt	'h0d[15:0]	Sets the data latch timing




## **EPHY INTERFACE**

Parameter	Min	Тур	Max	Unit
ETHERNET ANALOG INTERFACE (10BASE-T)				
Analog Input Range	4.4	5	5.6	Vdp-p
Differential Input Impedance		100		ohm
ETHERNET ANALOG INTERFACE (100BASE-TX)				
Analog Input Range	1.9	2	2.1	Vdp-p
Differential Input Impedance		100		ohm
Rise/Fall Time	3	4	5	ns
Rise/Fall Time Symmetry			0.5	ns
Duty Cycle Distortion	-0.25		0.25	ns
Amplitude Symmetry	98	100	102	%
Overshoot		X	5	%

## 100BASE-TX



## 10BASE-T





## THERMAL RESISTANCE (°C/W)

## Thermal simulation mode


1. PCB conditions (JEDEC JESD51-5)

2. PCB layers: 2L (1S1P)

3. PCB dimensions (mm x mm): 76.2 x 114.3

4. PCB thickness (mm): 1.6

PKG Type	PKG Size (mm) /	PCB Layer	Theta jc (C/W)	Theta jb (C/W)	Ta (C)	Tj (C)	Theta ja (C/W)
	Pin Count			$oldsymbol{O}^*$			0 m/s
QFN	12.3x12.3 / 128L	2L	6.9	10.82	75	125	22.6






#### **ORDERING GUIDE**

Part Number	Temperature Range	Package Description	Package Option
SSD201	-20°C to +85°C	QFN	128-pin

#### MARKING INFORMATION



#### **DISCLAIMER**

SIGMASTAR TECHNOLOGY RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY SIGMASTAR TECHNOLOGY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. SSD201 comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.



## **PM CH3 REGISTER TABLE**

# PM\_POR\_STATUS Register (Bank = 06)

	_STATOS Register (bar			
	STATUS Register (Bank = 06			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG0600	7:0	Default : 0x00	Access : R/W
(0600h)	PM_POR_STATUS_0[7:0]	7:0	PM power status 0.	117
00h	REG0601	7:0	Default: 0x00	Access : R/W
(0601h)	PM_POR_STATUS_0[15:8]	7:0	See description of '0600h'.	
01h	REG0602	7:0	Default: 0x00	Access : R/W
(0602h)	PM_POR_STATUS_1[7:0]	7:0	PM power status 1.	
01h	REG0603	7:0	Default : 0x00	Access : R/W
(0603h)	PM_POR_STATUS_1[15:8]	7:0	See description of '0602h'.	
02h	REG0604	7:0	Default : 0x00	Access : R/W
(0604h)	PM_POR_STATUS_2[7:0]	7:0	PM power status 2.	
02h	REG0605	7:0	Default: 0x00	Access : R/W
(0605h)	PM_POR_STATUS_2[15:8]	7:0	See description of '0604h'.	
(OCOCh)	REG0606	7:0	Default : 0x00	Access : R/W
	PM_POR_STATUS_3[7:0]	7:0	PM power status 3.	
03h	REG0607	7:0	Default: 0x00	Access : R/W
(0607h)	PM_POR_STATUS_3[15:8]	7:0	See description of '0606h'.	
04h	REG0608	7:0	Default : 0x00	Access : R/W
(0608h)	PM_POR_STATUS_4[7:0]	7:0	PM power status 4.	
04h	REG0609	7:0	Default : 0x00	Access : R/W
(0609h)	PM_POR_STATUS_4[15:8]	7:0	See description of '0608h'.	
05h	REG060A	7:0	Default : 0x00	Access : R/W
(060Ah)	PM_POR_STATUS_5[7:0]	7:0	PM power status 5.	
05h	REG060B	7:0	Default : 0x00	Access : R/W
(060Bh)	PM_POR_STATUS_5[15:8]	7:0	See description of '060Ah'.	
06h	REG060C	7:0	Default : 0x00	Access : R/W
(060Ch)	PM_POR_STATUS_6[7:0]	7:0	PM power status 6.	•
06h	REG060D	7:0	Default : 0x00	Access : R/W
(060Dh)	PM_POR_STATUS_6[15:8]	7:0	See description of '060Ch'.	•
07h	REG060E	7:0	Default : 0x00	Access : R/W



PM_POR_S	PM_POR_STATUS Register (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
(060Eh)	PM_POR_STATUS_7[7:0]	7:0	PM power status 7.			
07h	REG060F	7:0	Default : 0x00	Access : R/W		
(060Fh)	PM_POR_STATUS_7[15:8]	7:0	See description of '060Eh'.	<b>&gt;</b>		

# PM\_GPIO Register (Bank = 0F)

PM_GPIO F	Register (Bank = 0F)		~ ()	A VIL	
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG0F00	7:0	Default : 0x11	Access : RO, R/W, WO	
(0F00h)	GPIO_PM_WK_FIQ_POL_0	7	GPIO_0's FIQ polarity for edg	ge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_0	6	GPIO_0's FIQ clear for edge	wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 0	5	GPIO_0's FIQ force for edge	wake-up source.	
	GPIO_PM_WK_FIQ_MASK_0	4	GPIO_0's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_0	3	GPIO_0's glitch remover enable.		
	GPIO_PM_IN_0	2	GPIO_0's input.		
	GPIO_PM_OUT_0	1	GPIO_0's output.  GPIO_0's output enable.		
	GPIO_PM_OEN_0	0			
00h	REG0F01	7:0	Default: 0x00	Access : RO, R/W	
(0F01h)	GPIO_PM_PAD_PS_0	7	GPIO_0's PAD PS.		
	GPIO_PM_PAD_PE_0	6	GPIO_0's PAD PE.		
	GPIO_PM_PAD_DRV1_0	5	GPIO_0's PAD DRV1.		
	GPIO_PM_PAD_DRV0_0	4	GPIO_0's PAD DRV0.		
	-/ <del>-</del> / <del>-</del> / <del>-</del> /	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_0	1	GPIO_0's FIQ raw status for	edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_0	0	GPIO_0's FIQ final status for	edge wake-up source.	
01h	REG0F02	7:0	Default : 0x11	Access : RO, R/W, WO	
(0F02h)	GPIO_PM_WK_FIQ_POL_1	7	GPIO_1's FIQ polarity for edg	ge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_1	6	GPIO_1's FIQ clear for edge	wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 1	5	GPIO_1's FIQ force for edge	wake-up source.	



LITOLIO	Register (Bank = 0F)		
Index (Absolute)	Mnemonic	Bit	Description
	GPIO_PM_WK_FIQ_MASK_1	4	GPIO_1's FIQ mask for edge wake-up source.
	GPIO_PM_GLHRM_EN_1	3	GPIO_1's glitch remover enable.
	GPIO_PM_IN_1	2	GPIO_1's input.
	GPIO_PM_OUT_1	1	GPIO_1's output.
	GPIO_PM_OEN_1	0	GPIO_1's output enable.
01h	REG0F03	7:0	Default: 0x00 Access: RO, R/W
(0F03h)	GPIO_PM_PAD_PS_1	7	GPIO_1's PAD PS.
	GPIO_PM_PAD_PE_1	6	GPIO_1's PAD PE.
	GPIO_PM_PAD_DRV1_1	5	GPIO_1's PAD DRV1.
	GPIO_PM_PAD_DRV0_1	4	GPIO_1's PAD DRV0.
	-	3:2	Reserved.
	GPIO_PM_WK_FIQ_RAW_ST ATUS_1	1	GPIO_1's FIQ raw status for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_1	0	GPIO_1's FIQ final status for edge wake-up source.
02h	REG0F04	7:0	Default: 0x11 Access: RO, R/W, WO
(0F04h)	GPIO_PM_WK_FIQ_POL_2	7	GPIO_2's FIQ polarity for edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_2	6	GPIO_2's FIQ clear for edge wake-up source.
CiC	GPIO_PM_WK_FIQ_FORCE_ 2	5	GPIO_2's FIQ force for edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_2	4	GPIO_2's FIQ mask for edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_2 GPIO_PM_GLHRM_EN_2	4	GPIO_2's FIQ mask for edge wake-up source.  GPIO_2's glitch remover enable.
	7- 11		
	GPIO_PM_GLHRM_EN_2	3	GPIO_2's glitch remover enable.
	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2	3 2	GPIO_2's glitch remover enable. GPIO_2's input.
02h	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2 GPIO_PM_OUT_2	3 2 1	GPIO_2's glitch remover enable.  GPIO_2's input.  GPIO_2's output.
02h (0F05h)	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2 GPIO_PM_OUT_2 GPIO_PM_OEN_2	3 2 1 0	GPIO_2's glitch remover enable.  GPIO_2's input.  GPIO_2's output.  GPIO_2's output enable.
	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2 GPIO_PM_OUT_2 GPIO_PM_OEN_2 REG0F05	3 2 1 0 <b>7:0</b>	GPIO_2's glitch remover enable.  GPIO_2's input.  GPIO_2's output.  GPIO_2's output enable.  Default: 0x00  Access: RO, R/W
	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2 GPIO_PM_OUT_2 GPIO_PM_OEN_2 REGOFO5 GPIO_PM_PAD_PS_2	3 2 1 0 <b>7:0</b> 7	GPIO_2's glitch remover enable.  GPIO_2's input.  GPIO_2's output.  GPIO_2's output enable.  Default: 0x00
	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2 GPIO_PM_OUT_2 GPIO_PM_OEN_2  REGOFO5 GPIO_PM_PAD_PS_2 GPIO_PM_PAD_PE_2	3 2 1 0 <b>7:0</b> 7 6	GPIO_2's glitch remover enable.  GPIO_2's input.  GPIO_2's output.  GPIO_2's output enable.  Default: 0x00
	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2 GPIO_PM_OUT_2 GPIO_PM_OEN_2  REGOFO5 GPIO_PM_PAD_PS_2 GPIO_PM_PAD_PE_2 GPIO_PM_PAD_DRV1_2	3 2 1 0 <b>7:0</b> 7 6 5	GPIO_2's glitch remover enable.  GPIO_2's input.  GPIO_2's output.  GPIO_2's output enable.  Default: 0x00
	GPIO_PM_GLHRM_EN_2 GPIO_PM_IN_2 GPIO_PM_OUT_2 GPIO_PM_OEN_2  REGOFO5 GPIO_PM_PAD_PS_2 GPIO_PM_PAD_PE_2 GPIO_PM_PAD_DRV1_2	3 2 1 0 <b>7:0</b> 7 6 5	GPIO_2's glitch remover enable.  GPIO_2's input.  GPIO_2's output.  GPIO_2's output enable.  Default: 0x00



PM_GPIO F	Register (Bank = 0F)				
Index (Absolute)	Mnemonic	Bit	Description		
	TATUS_2				
03h	REG0F06	7:0	Default : 0x11	Access : RO, R/W, WO	
(0F06h)	GPIO_PM_WK_FIQ_POL_3	7	GPIO_3's FIQ polarity for e	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_3	6	GPIO_3's FIQ clear for edg	e wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 3	5	GPIO_3's FIQ force for edg	e wake-up source.	
	GPIO_PM_WK_FIQ_MASK_3	4	GPIO_3's FIQ mask for edg	je wake-up source.	
	GPIO_PM_GLHRM_EN_3	3	GPIO_3's glitch remover er	nable.	
	GPIO_PM_IN_3	2	GPIO_3's input.		
	GPIO_PM_OUT_3	1	GPIO_3's output.		
	GPIO_PM_OEN_3	0	GPIO_3's output enable.		
03h	REG0F07	7:0	Default : 0x00	Access: RO, R/W	
(0F07h)	GPIO_PM_PAD_PS_3	7	GPIO_3's PAD PS.	PIO_3's PAD PS.	
	GPIO_PM_PAD_PE_3	6	GPIO_3's PAD PE.		
	GPIO_PM_PAD_DRV1_3	5	GPIO_3's PAD DRV1.		
	GPIO_PM_PAD_DRV0_3	4	GPIO_3's PAD DRV0.		
		3:2	Reserved.		
~\C	GPIO_PM_WK_FIQ_RAW_ST ATUS_3		GPIO_3's FIQ raw status fo	or edge wake-up source.	
5	GPIO_PM_WK_FIQ_FINAL_S TATUS_3	0	GPIO_3's FIQ final status for	or edge wake-up source.	
04h	REG0F08	7:0	Default : 0x11	Access: RO, R/W, WO	
(0F08h)	GPIO_PM_WK_FIQ_POL_4	7	GPIO_4's FIQ polarity for e	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_4	6	GPIO_4's FIQ clear for edg	e wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 4	5	GPIO_4's FIQ force for edg	e wake-up source.	
-	GPIO_PM_WK_FIQ_MASK_4	4	GPIO_4's FIQ mask for edg	ge wake-up source.	
	GPIO_PM_GLHRM_EN_4	3	GPIO_4's glitch remover er	nable.	
	GPIO_PM_IN_4	2	GPIO_4's input.		
	GPIO_PM_OUT_4	1	GPIO_4's output.		
	GPIO_PM_OEN_4	0	GPIO_4's output enable.		
04h	REG0F09	7:0	Default : 0x00	Access : RO, R/W	
(0F09h)	GPIO_PM_PAD_PS_4	7	GPIO_4's PAD PS.		
	GPIO_PM_PAD_PE_4	6	GPIO_4's PAD PE.		



Index	Mnemonic	Bit	Description		
muex (Absolute)		BIL	Description		
	GPIO_PM_PAD_DRV1_4	5	GPIO_4's PAD DRV1.		
	GPIO_PM_PAD_DRV0_4	4	GPIO_4's PAD DRV0.		
	-	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_4	1	GPIO_4's FIQ raw status for edge wake-up source.		
	GPIO_PM_WK_FIQ_FINAL_S TATUS_4	0	GPIO_4's FIQ final status for e	edge wake-up source.	
05h	REG0F0A	7:0	Default: 0x11	Access: RO, R/W, WO	
(OFOAh)	GPIO_PM_WK_FIQ_POL_5	7	GPIO_5's FIQ polarity for edge	wake-up source.	
	GPIO_PM_WK_FIQ_CLR_5	6	GPIO_5's FIQ clear for edge w	ake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 5	5	GPIO_5's FIQ force for edge w	vake-up source.	
	GPIO_PM_WK_FIQ_MASK_5	4	GPIO_5's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_5	3	GPIO_5's glitch remover enable.		
	GPIO_PM_IN_5	2	GPIO_5's input.	<b>&gt;</b> ,	
	GPIO_PM_OUT_5	1	GPIO_5's output.		
	GPIO_PM_OEN_5	0	GPIO_5's output enable.		
05h	REG0F0B	7:0	Default: 0x00	Access : RO, R/W	
(OFOBh)	GPIO_PM_PAD_PS_5	7	GPIO_5's PAD PS.		
	GPIO_PM_PAD_PE_5	6	GPIO_5's PAD PE.		
	GPIO_PM_PAD_DRV1_5	5	GPIO_5's PAD DRV1.		
	GPIO_PM_PAD_DRV0_5	4	GPIO_5's PAD DRV0.		
	-	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_5	1	GPIO_5's FIQ raw status for ed	dge wake-up source.	
4	GPIO_PM_WK_FIQ_FINAL_S TATUS_5	0	GPIO_5's FIQ final status for e	dge wake-up source.	
06h	REG0F0C	7:0	Default : 0x11	Access : RO, R/W, WO	
(0F0Ch)	GPIO_PM_WK_FIQ_POL_6	7	GPIO_6's FIQ polarity for edge	e wake-up source.	
	GPIO_PM_WK_FIQ_CLR_6	6	GPIO_6's FIQ clear for edge w	ake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 6	5	GPIO_6's FIQ force for edge w	vake-up source.	
	GPIO_PM_WK_FIQ_MASK_6	4	GPIO_6's FIQ mask for edge w	vake-up source.	
	GPIO_PM_GLHRM_EN_6	3	GPIO_6's glitch remover enable.		



PM_GPIO F	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_IN_6	2	GPIO_6's input.	
	GPIO_PM_OUT_6	1	GPIO_6's output.	
	GPIO_PM_OEN_6	0	GPIO_6's output enable.	
06h	REG0F0D	7:0	Default: 0x00	Access: RO, R/W
(0F0Dh)	GPIO_PM_PAD_PS_6	7	GPIO_6's PAD PS.	
	GPIO_PM_PAD_PE_6	6	GPIO_6's PAD PE.	A 17
	GPIO_PM_PAD_DRV1_6	5	GPIO_6's PAD DRV1.	
	GPIO_PM_PAD_DRV0_6	4	GPIO_6's PAD DRV0.	12/
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_6	1	GPIO_6's FIQ raw status for	edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_6	0	GPIO_6's FIQ final status for edge wake-up source.	
07h	REG0F0E	7:0	Default: 0x11	Access: RO, R/W, WO
	GPIO_PM_WK_FIQ_POL_7	7	GPIO_7's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_7	6	GPIO_7's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 7	5	GPIO_7's FIQ force for edge	wake-up source.
C	GPIO_PM_WK_FIQ_MASK_7	4	GPIO_7's FIQ mask for edge	wake-up source.
	GPIO_PM_GLHRM_EN_7	3	GPIO_7's glitch remover ena	ble.
	GPIO_PM_IN_7	2	GPIO_7's input.	
	GPIO_PM_OUT_7	1	GPIO_7's output.	
	GPIO_PM_OEN_7	0	GPIO_7's output enable.	
07h	REG0F0F	7:0	Default : 0x00	Access: RO, R/W
(0F0Fh)	GPIO_PM_PAD_PS_7	7	GPIO_7's PAD PS.	
<	GPIO_PM_PAD_PE_7	6	GPIO_7's PAD PE.	
	GPIO_PM_PAD_DRV1_7	5	GPIO_7's PAD DRV1.	
	GPIO_PM_PAD_DRV0_7	4	GPIO_7's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_7	1	GPIO_7's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_7	0	GPIO_7's FIQ final status for	edge wake-up source.
08h	REG0F10	7:0	Default : 0x11	Access : RO, R/W, WO
			i.	1



PM_GPIO	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
(0F10h)	GPIO_PM_WK_FIQ_POL_8	7	GPIO_8's FIQ polarity for edge wake-up so	ource.
	GPIO_PM_WK_FIQ_CLR_8	6	GPIO_8's FIQ clear for edge wake-up soul	ce.
	GPIO_PM_WK_FIQ_FORCE_ 8	5	GPIO_8's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_8	4	GPIO_8's FIQ mask for edge wake-up sou	rce.
	GPIO_PM_GLHRM_EN_8	3	GPIO_8's glitch remover enable.	
	GPIO_PM_IN_8	2	GPIO_8's input.	
	GPIO_PM_OUT_8	1	GPIO_8's output.	
	GPIO_PM_OEN_8	0	GPIO_8's output enable.	•
08h	REG0F11	7:0	Default : 0x00 Access : R	), R/W
(0F11h)	GPIO_PM_PAD_PS_8	7	GPIO_8's PAD PS.	13
	GPIO_PM_PAD_PE_8	6	GPIO_8's PAD PE.	
	GPIO_PM_PAD_DRV1_8	5	GPIO_8's PAD DRV1.	
	GPIO_PM_PAD_DRV0_8	4	GPIO_8's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_8	1	GPIO_8's FIQ raw status for edge wake-u	p source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_8	0	GPIO_8's FIQ final status for edge wake-u	p source.
09h	REG0F12	7:0	Default : 0x11 Access : R0	O, R/W, WO
(0F12h)	GPIO_PM_WK_FIQ_POL_9	7	GPIO_9's FIQ polarity for edge wake-up s	ource.
	GPIO_PM_WK_FIQ_CLR_9	6	GPIO_9's FIQ clear for edge wake-up sour	ce.
	GPIO_PM_WK_FIQ_FORCE_ 9	5	GPIO_9's FIQ force for edge wake-up sou	rce.
	GPIO_PM_WK_FIQ_MASK_9	4	GPIO_9's FIQ mask for edge wake-up sou	rce.
-	GPIO_PM_GLHRM_EN_9	3	GPIO_9's glitch remover enable.	
	GPIO_PM_IN_9	2	GPIO_9's input.	
	GPIO_PM_OUT_9	1	GPIO_9's output.	
	GPIO_PM_OEN_9	0	GPIO_9's output enable.	
09h	REG0F13	7:0	Default : 0x00 Access : R0	O, R/W
(0F13h)	GPIO_PM_PAD_PS_9	7	GPIO_9's PAD PS.	
	GPIO_PM_PAD_PE_9	6	GPIO_9's PAD PE.	
	GPIO_PM_PAD_DRV1_9	5	GPIO_9's PAD DRV1.	
	GPIO_PM_PAD_DRV0_9	4	GPIO_9's PAD DRV0.	



Index	Mnemonic	Bit	Description	
(Absolute)				
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_9	1	GPIO_9's FIQ raw status	for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_9	0	GPIO_9's FIQ final status	for edge wake-up source.
0Ah	REG0F14	7:0	Default: 0x11	Access : RO, R/W, WO
(0F14h)	GPIO_PM_WK_FIQ_POL_10	7	GPIO_10's FIQ polarity fo	r edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_10	6	GPIO_10's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 10	5	GPIO_10's FIQ force for 6	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_1 0	4	GPIO_10's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_10	3	GPIO_10's glitch remover	enable.
	GPIO_PM_IN_10	2	GPIO_10's input.	
	GPIO_PM_OUT_10	1	GPIO_10's output.	
	GPIO_PM_OEN_10	0	GPIO_10's output enable.	
0Ah	REG0F15	7:0	Default: 0x00	Access : RO, R/W
(0F15h)	GPIO_PM_PAD_PS_10	7	GPIO_10's PAD PS.	
•. (	GPIO_PM_PAD_PE_10	6	GPIO_10's PAD PE.	
	GPIO_PM_PAD_DRV1_10	5	GPIO_10's PAD DRV1.	
	GPIO_PM_PAD_DRV0_10	4	GPIO_10's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_10	1	GPIO_10's FIQ raw status	s for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S	0	GPIO_10's FIQ final statu	s for edge wake-up source.
	TATUS_10			
	TATUS_10  REG0F16	7:0	Default : 0x11	Access : RO, R/W, WO
		<b>7:0</b>	<b>Default : 0x11</b> GPIO_11's FIQ polarity fo	
	REG0F16			r edge wake-up source.
	REG0F16  GPIO_PM_WK_FIQ_POL_11	7	GPIO_11's FIQ polarity fo	r edge wake-up source.
	REGOF16  GPIO_PM_WK_FIQ_POL_11  GPIO_PM_WK_FIQ_CLR_11  GPIO_PM_WK_FIQ_FORCE_	7 6	GPIO_11's FIQ polarity for GPIO_11's FIQ clear for e	r edge wake-up source. edge wake-up source. edge wake-up source.
0Bh (0F16h)	REGOF16  GPIO_PM_WK_FIQ_POL_11  GPIO_PM_WK_FIQ_CLR_11  GPIO_PM_WK_FIQ_FORCE_ 11  GPIO_PM_WK_FIQ_MASK_1	7 6 5	GPIO_11's FIQ polarity for GPIO_11's FIQ clear for GPIO_11's FIQ force for GPIO_11's FIQ for GPIO_11's FIQ force for GPIO_11's FIQ for GPI	edge wake-up source. edge wake-up source. edge wake-up source.



PM_GPIO F	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_OUT_11	1	GPIO_11's output.	
	GPIO_PM_OEN_11	0	GPIO_11's output enable.	
0Bh	REG0F17	7:0	Default : 0x00	Access : RO, R/W
(0F17h)	GPIO_PM_PAD_PS_11	7	GPIO_11's PAD PS.	
	GPIO_PM_PAD_PE_11	6	GPIO_11's PAD PE.	
	GPIO_PM_PAD_DRV1_11	5	GPIO_11's PAD DRV1.	
	GPIO_PM_PAD_DRV0_11	4	GPIO_11's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_11	1	GPIO_11's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_11	0	GPIO_11's FIQ final status for edge wake-up source.	
0Ch	REG0F18	7:0	Default : 0x11	Access: RO, R/W, WO
(0F18h)	GPIO_PM_WK_FIQ_POL_12	7	GPIO_12's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_12	6	GPIO_12's FIQ clear for edge	wake-up source.
(	GPIO_PM_WK_FIQ_FORCE_ 12	5	GPIO_12's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_1 2	4	GPIO_12's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_12	3	GPIO_12's glitch remover en	able.
	GPIO_PM_IN_12	2	GPIO_12's input.	
	GPIO_PM_OUT_12	1	GPIO_12's output.	
	GPIO_PM_OEN_12	0	GPIO_12's output enable.	
0Ch	REG0F19	7:0	Default: 0x00	Access : RO, R/W
(0F19h)	GPIO_PM_PAD_PS_12	7	GPIO_12's PAD PS.	
	GPIO_PM_PAD_PE_12	6	GPIO_12's PAD PE.	
-	GPIO_PM_PAD_DRV1_12	5	GPIO_12's PAD DRV1.	
	GPIO_PM_PAD_DRV0_12	4	GPIO_12's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_12	1	GPIO_12's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_12	0	GPIO_12's FIQ final status fo	or edge wake-up source.
0Dh	REG0F1A	7:0	Default : 0x11	Access: RO, R/W, WO



FM_GF10	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
(0F1Ah)	GPIO_PM_WK_FIQ_POL_13	7	GPIO_13's FIQ polarity for e	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_13	6	GPIO_13's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 13	5	GPIO_13's FIQ force for edg	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_1 3	4	GPIO_13's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_13	3	GPIO_13's glitch remover en	able.
	GPIO_PM_IN_13	2	GPIO_13's input.	
	GPIO_PM_OUT_13	1	GPIO_13's output.	XX
	GPIO_PM_OEN_13	0	GPIO_13's output enable.	
DDh	REG0F1B	7:0	Default : 0x00	Access : RO, R/W
(0F1Bh)	GPIO_PM_PAD_PS_13	7	GPIO_13's PAD PS.	
	GPIO_PM_PAD_PE_13	6	GPIO_13's PAD PE.	
	GPIO_PM_PAD_DRV1_13	5	GPIO_13's PAD DRV1.	
-	GPIO_PM_PAD_DRV0_13	4	GPIO_13's PAD DRV0.	<b>7</b> ,
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_13	1	GPIO_13's FIQ raw status fo	r edge wake-up source.
CiC	GPIO_PM_WK_FIQ_FINAL_S TATUS_13	0	GPIO_13's FIQ final status fo	or edge wake-up source.
0Eh	REG0F1C	7:0	Default : 0x11	Access: RO, R/W, WO
(0F1Ch)	GPIO_PM_WK_FIQ_POL_14	7	GPIO_14's FIQ polarity for e	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_14	6	GPIO_14's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 14	5	GPIO_14's FIQ force for edg	e wake-up source.
•	GPIO_PM_WK_FIQ_MASK_1 4	4	GPIO_14's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_14	3	GPIO_14's glitch remover en	able.
	GPIO_PM_IN_14	2	GPIO_14's input.	
	GPIO_PM_OUT_14	1	GPIO_14's output.	
	GPIO_PM_OEN_14	0	GPIO_14's output enable.	
)Eh	REG0F1D	7:0	Default : 0x00	Access : RO, R/W
JEN				
(OF1Dh)	GPIO_PM_PAD_PS_14	7	GPIO_14's PAD PS.	



PM_GPIO F	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_PAD_DRV1_14	5	GPIO_14's PAD DRV1.	
	GPIO_PM_PAD_DRV0_14	4	GPIO_14's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_14	1	GPIO_14's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_14	0	GPIO_14's FIQ final status for edge wake-up source	
0Fh	REG0F1E	7:0	Default : 0x11	Access: RO, R/W, WO
(0F1Eh)	GPIO_PM_WK_FIQ_POL_15	7	GPIO_15's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_15	6	GPIO_15's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 15	5	GPIO_15's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_1 5	4	GPIO_15's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_15	3	GPIO_15's glitch remover en	able.
(	GPIO_PM_IN_15	2	GPIO_15's input.	
	GPIO_PM_OUT_15	1 /	GPIO_15's output.	
	GPIO_PM_OEN_15	0	GPIO_15's output enable.	
)Fh	REG0F1F	7:0	Default : 0x00	Access: RO, R/W
(OF1Fh)	GPIO_PM_PAD_PS_15	7	GPIO_15's PAD PS.	
	GPIO_PM_PAD_PE_15	6	GPIO_15's PAD PE.	
	GPIO_PM_PAD_DRV1_15	5	GPIO_15's PAD DRV1.	
	GPIO_PM_PAD_DRV0_15	4	GPIO_15's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_15	1	GPIO_15's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_15	0	GPIO_15's FIQ final status fo	or edge wake-up source.
10h	REG0F20	7:0	Default : 0x11	Access : RO, R/W, WO
(0F20h)	GPIO_PM_WK_FIQ_POL_16	7	GPIO_16's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_16	6	GPIO_16's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 16	5	GPIO_16's FIQ force for edge	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_1	4	GPIO_16's FIQ mask for edge	e wake-up source.



PM_GPIO F	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_GLHRM_EN_16	3	GPIO_16's glitch remover en	able.
	GPIO_PM_IN_16	2	GPIO_16's input.	
	GPIO_PM_OUT_16	1	GPIO_16's output.	•
	GPIO_PM_OEN_16	0	GPIO_16's output enable.	
10h	REG0F21	7:0	Default : 0x00	Access : RO, R/W
(0F21h)	GPIO_PM_PAD_PS_16	7	GPIO_16's PAD PS.	
	GPIO_PM_PAD_PE_16	6	GPIO_16's PAD PE.	
	GPIO_PM_PAD_DRV1_16	5	GPIO_16's PAD DRV1.	7 21
	GPIO_PM_PAD_DRV0_16	4	GPIO_16's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_16	1	GPIO_16's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_16	0	GPIO_16's FIQ final status fo	or edge wake-up source.
11h	REG0F22	7:0	Default: 0x11	Access : RO, R/W, WO
(0F22h)	GPIO_PM_WK_FIQ_POL_17 7 GPIO_17's FIQ polarity for edge wake		dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_17	6	GPIO_17's FIQ clear for edge	e wake-up source.
(	GPIO_PM_WK_FIQ_FORCE_ 17	5	GPIO_17's FIQ force for edge	e wake-up source.
5	GPIO_PM_WK_FIQ_MASK_1 7	4	GPIO_17's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_17	3	GPIO_17's glitch remover en	able.
	GPIO_PM_IN_17	2	GPIO_17's input.	
	GPIO_PM_OUT_17	1	GPIO_17's output.	
	GPIO_PM_OEN_17	0	GPIO_17's output enable.	
11h	REG0F23	7:0	Default: 0x00	Access : RO, R/W
(0F23h)	GPIO_PM_PAD_PS_17	7	GPIO_17's PAD PS.	
	GPIO_PM_PAD_PE_17	6	GPIO_17's PAD PE.	
	GPIO_PM_PAD_DRV1_17	5	GPIO_17's PAD DRV1.	
	GPIO_PM_PAD_DRV0_17	4	GPIO_17's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_17	1	GPIO_17's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S	0	GPIO_17's FIQ final status fo	r edge wake-up source.



PM_GPIO R	Register (Bank = 0F)				
Index (Absolute)	Mnemonic	Bit	Description		
	TATUS_17				
12h	REG0F24	7:0	Default : 0x11	Access: RO, R/W, WO	
(0F24h)	GPIO_PM_WK_FIQ_POL_18	7	GPIO_18's FIQ polarity for ed	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_18	6	GPIO_18's FIQ clear for edge wake-up source.		
	GPIO_PM_WK_FIQ_FORCE_ 18	5	GPIO_18's FIQ force for edge wake-up source.		
	GPIO_PM_WK_FIQ_MASK_1 8	4	GPIO_18's FIQ mask for edge	e wake-up source.	
	GPIO_PM_GLHRM_EN_18	3	GPIO_18's glitch remover en	able.	
	GPIO_PM_IN_18	2	GPIO_18's input.		
	GPIO_PM_OUT_18	1	GPIO_18's output.		
	GPIO_PM_OEN_18	0	GPIO_18's output enable.		
12h	REG0F25	7:0	Default : 0x00	Access : RO, R/W	
(0F25h)	GPIO_PM_PAD_PS_18	7	GPIO_18's PAD PS.		
	GPIO_PM_PAD_PE_18	6	GPIO_18's PAD PE.	<b>2</b> )	
	GPIO_PM_PAD_DRV1_18	5	GPIO_18's PAD DRV1.		
	GPIO_PM_PAD_DRV0_18	4	GPIO_18's PAD DRV0.		
		3:2	Reserved.		
Cil	GPIO_PM_WK_FIQ_RAW_ST ATUS_18	1	GPIO_18's FIQ raw status for	r edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_18	0	GPIO_18's FIQ final status fo	r edge wake-up source.	
13h	REG0F26	7:0	Default : 0x11	Access: RO, R/W, WO	
(0F26h)	GPIO_PM_WK_FIQ_POL_19	7	GPIO_19's FIQ polarity for ed	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_19	6	GPIO_19's FIQ clear for edge	e wake-up source.	
•	GPIO_PM_WK_FIQ_FORCE_ 19	5	GPIO_19's FIQ force for edge	e wake-up source.	
	GPIO_PM_WK_FIQ_MASK_1 9	4	GPIO_19's FIQ mask for edge	e wake-up source.	
	GPIO_PM_GLHRM_EN_19	3	GPIO_19's glitch remover en	able.	
	GPIO_PM_IN_19	2	GPIO_19's input.		
	GPIO_PM_OUT_19	1	GPIO_19's output.		
	GPIO_PM_OEN_19	0	GPIO_19's output enable.		
13h	REG0F27	7:0	Default: 0x00	Access : RO, R/W	



PM_GPIO	Register (Bank = 0F)				
Index (Absolute)	Mnemonic	Bit	Description		
(0F27h)	GPIO_PM_PAD_PS_19	7	GPIO_19's PAD PS.		
	GPIO_PM_PAD_PE_19	6	GPIO_19's PAD PE.		
	GPIO_PM_PAD_DRV1_19	5	GPIO_19's PAD DRV1.		
	GPIO_PM_PAD_DRV0_19	4	GPIO_19's PAD DRV0.		
	-	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_19	1	GPIO_19's FIQ raw status for edge wake-up source.		
	GPIO_PM_WK_FIQ_FINAL_S TATUS_19	0	GPIO_19's FIQ final status for edge wake-up source		
14h	REG0F28	7:0	Default : 0x11	Access: RO, R/W, WO	
(0F28h)	GPIO_PM_WK_FIQ_POL_20	7	GPIO_20's FIQ polarity for e	edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_20	6	GPIO_20's FIQ clear for edge wake-up source.		
(	GPIO_PM_WK_FIQ_FORCE_ 20	5	GPIO_20's FIQ force for edge wake-up source.		
	GPIO_PM_WK_FIQ_MASK_2 0	4	GPIO_20's FIQ mask for edo	ge wake-up source.	
	GPIO_PM_GLHRM_EN_20	3 -/	GPIO_20's glitch remover enable.		
	GPIO_PM_IN_20	2	GPIO_20's input.		
	GPIO_PM_OUT_20	1	GPIO_20's output.		
	GPIO_PM_OEN_20	0	GPIO_20's output enable (II	₹).	
14h	REG0F29	7:0	Default : 0x00	Access : RO, R/W	
(0F29h)	GPIO_PM_PAD_PS_20	7	GPIO_20's PAD PS.		
	GPIO_PM_PAD_PE_20	6	GPIO_20's PAD PE.		
	GPIO_PM_PAD_DRV1_20	5	GPIO_20's PAD DRV1.		
	GPIO_PM_PAD_DRV0_20	4	GPIO_20's PAD DRV0.		
-		3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_20	1	GPIO_20's FIQ raw status fo	or edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_20	0	GPIO_20's FIQ final status f	or edge wake-up source.	
15h	REG0F2A	7:0	Default : 0x11	Access : RO, R/W, WO	
(0F2Ah)	GPIO_PM_WK_FIQ_POL_21	7	GPIO_21's FIQ polarity for e	edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_21	6	GPIO_21's FIQ clear for edg	e wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_	5	GPIO_21's FIQ force for edg	ne wake-up source.	



PM_GPIO	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	21			
	GPIO_PM_WK_FIQ_MASK_2 1	4	GPIO_21's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_21	3	GPIO_21's glitch remover en	able.
	GPIO_PM_IN_21	2	GPIO_21's input.	
	GPIO_PM_OUT_21	1	GPIO_21's output.	
	GPIO_PM_OEN_21	0	GPIO_21's output enable (UART_RX).	
15h	REG0F2B	7:0	Default: 0x00	Access: RO, R/W
(0F2Bh)	GPIO_PM_PAD_PS_21	7	GPIO_21's PAD PS.	
	GPIO_PM_PAD_PE_21	6	GPIO_21's PAD PE.	
	GPIO_PM_PAD_DRV1_21	5	GPIO_21's PAD DRV1,	
	GPIO_PM_PAD_DRV0_21	4	GPIO_21's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_21	1	GPIO_21's FIQ raw status fo	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_21	0	GPIO_21's FIQ final status for edge wake-up so	
16h	REG0F2C	7:0	Default : 0x11	Access : RO, R/W, WO
(0F2Ch)	GPIO_PM_WK_FIQ_POL_22	7	GPIO_22's FIQ polarity for e	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_22	6	GPIO_22's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 22	5	GPIO_22's FIQ force for edg	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_2 2	4	GPIO_22's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_22	3	GPIO_22's glitch remover en	able.
•	GPIO_PM_IN_22	2	GPIO_22's input.	
	GPIO_PM_OUT_22	1	GPIO_22's output.	
	GPIO_PM_OEN_22	0	GPIO_22's output enable (CE	EC).
16h	REG0F2D	7:0	Default : 0x00	Access : RO, R/W
(0E2DL)	GPIO_PM_PAD_PS_22	7	GPIO_22's PAD PS.	
(UFZDII)				
(UFZDII)	GPIO_PM_PAD_PE_22	6	GPIO_22's PAD PE.	
(OFZDII)	GPIO_PM_PAD_PE_22 GPIO_PM_PAD_DRV1_22	6 5	GPIO_22's PAD PE. GPIO_22's PAD DRV1.	
(OFZDII)				



Index	Mnemonic	Bit	Description	
(Absolute)		BIL	Description	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_22	1	GPIO_22's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_22	0	GPIO_22's FIQ final status for edge wake-up source.	
17h	REG0F2E	7:0	Default : 0x11 Access : RO, R/W, WO	
(OF2Eh)	GPIO_PM_WK_FIQ_POL_23	7	GPIO_23's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_23	6	GPIO_23's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 23	5	GPIO_23's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_2	4	GPIO_23's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_23	3	GPIO_23's glitch remover enable.	
	GPIO_PM_IN_23	2	GPIO_23's input.	
	GPIO_PM_OUT_23	1	GPIO_23's output.	
	GPIO_PM_OEN_23	0	GPIO_23's output enable (un-connect).	
L7h	REG0F2F	7:0	Default: 0x00 Access: RO, R/W	
(OF2Fh)	GPIO_PM_PAD_PS_23	7 -	GPIO_23's PAD PS.	
	GPIO_PM_PAD_PE_23	6	GPIO_23's PAD PE.	
•. (	GPIO_PM_PAD_DRV1_23	5	GPIO_23's PAD DRV1.	
	GPIO_PM_PAD_DRV0_23	4	GPIO_23's PAD DRV0.	
9	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_23	1	GPIO_23's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_23	0	GPIO_23's FIQ final status for edge wake-up source.	
L8h	REG0F30	7:0	Default: 0x11 Access: RO, R/W, WO	
0F30h)	GPIO_PM_WK_FIQ_POL_24	7	GPIO_24's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_24	6	GPIO_24's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 24	5	GPIO_24's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_2 4	4	GPIO_24's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_24	3	GPIO_24's glitch remover enable.	
	GPIO_PM_IN_24	2	GPIO_24's input.	
	GPIO_PM_OUT_24	1	GPIO_24's input. GPIO_24's output.	



PM_GPIO	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_OEN_24	0	GPIO_24's output enable (SP	I_CZ).
18h	REG0F31	7:0	Default : 0x00	Access : RO, R/W
(0F31h)	GPIO_PM_PAD_PS_24	7	GPIO_24's PAD PS.	<b>&gt;</b>
	GPIO_PM_PAD_PE_24	6	GPIO_24's PAD PE.	
	GPIO_PM_PAD_DRV1_24	5	GPIO_24's PAD DRV1.	
	GPIO_PM_PAD_DRV0_24	4	GPIO_24's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_24	1	GPIO_24's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_24	0	GPIO_24's FIQ final status for edge wake-up soul	
19h	REG0F32	7:0	Default : 0x11	Access: RO, R/W, WO
(0F32h)	GPIO_PM_WK_FIQ_POL_25	7	GPIO_25's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_25	6	GPIO_25's FIQ clear for edge wake-up source.	
(	GPIO_PM_WK_FIQ_FORCE_ 25	5	GPIO_25's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_2 5	4	GPIO_25's FIQ mask for edge wake-up source.	
. ^	GPIO_PM_GLHRM_EN_25	3	GPIO_25's glitch remover en	able.
	GPIO_PM_IN_25	2	GPIO_25's input.	
9	GPIO_PM_OUT_25	1	GPIO_25's output.	
	GPIO_PM_OEN_25	0	GPIO_25's output enable (SP	I_CK).
19h	REG0F33	7:0	Default : 0x00	Access: RO, R/W
(0F33h)	GPIO_PM_PAD_PS_25	7	GPIO_25's PAD PS.	
	GPIO_PM_PAD_PE_25	6	GPIO_25's PAD PE.	
•	GPIO_PM_PAD_DRV1_25	5	GPIO_25's PAD DRV1.	
4	GPIO_PM_PAD_DRV0_25	4	GPIO_25's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_25	1	GPIO_25's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_25	0	GPIO_25's FIQ final status fo	or edge wake-up source.
	REG0F34	7:0	Default : 0x11	Access : RO, R/W, WO
1Ah	REGUES4	7.0		Access i itoj itj iij iio



	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_CLR_26	6	GPIO_26's FIQ clear for e	dge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 26	5	GPIO_26's FIQ force for e	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_2 6		GPIO_26's FIQ mask for 6	edge wake-up source.
	GPIO_PM_GLHRM_EN_26	3	GPIO_26's glitch remover enable.	
	GPIO_PM_IN_26	2	GPIO_26's input.	
	GPIO_PM_OUT_26	1	GPIO_26's output.	
	GPIO_PM_OEN_26	0	GPIO_26's output enable	(SPI_DI).
1Ah	REG0F35	7:0	Default : 0x00	Access : RO, R/W
(0F35h)	GPIO_PM_PAD_PS_26	7	GPIO_26's PAD PS.	
	GPIO_PM_PAD_PE_26	6	GPIO_26's PAD PE.	
	GPIO_PM_PAD_DRV1_26	5	GPIO_26's PAD DRV1.	
	GPIO_PM_PAD_DRV0_26	4	GPIO_26's PAD DRV0.	
	-	3:2	Reserved.	<b>.</b> 0,
	GPIO_PM_WK_FIQ_RAW_ST ATUS_26	1	GPIO_26's FIQ raw status	s for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_26	0	GPIO_26's FIQ final status	s for edge wake-up source.
1Bh	REG0F36	7:0	Default: 0x11	Access : RO, R/W, WO
(0F36h)	GPIO_PM_WK_FIQ_POL_27	7	GPIO_27's FIQ polarity fo	r edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_27	6	GPIO_27's FIQ clear for e	dge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 27	5	GPIO_27's FIQ force for e	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_2	4	GPIO_27's FIQ mask for e	edge wake-up source.
	GPIO_PM_GLHRM_EN_27	3	GPIO_27's glitch remover	enable.
	GPIO_PM_IN_27	2	GPIO_27's input.	
	GPIO_PM_OUT_27	1	GPIO_27's output.	
	GPIO_PM_OEN_27	0	GPIO_27's output enable	(SPI_DO).
1Bh	REG0F37	7:0	Default : 0x00	Access : RO, R/W
(0F37h)	GPIO_PM_PAD_PS_27	7	GPIO_27's PAD PS.	
	GPIO_PM_PAD_PE_27	6	GPIO_27's PAD PE.	
		1		



PM_GPIO F	Register (Bank = 0F)				
Index (Absolute)	Mnemonic	Bit	Description		
	GPIO_PM_PAD_DRV0_27	4	GPIO_27's PAD DRV0.		
	-	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_27	1	GPIO_27's FIQ raw status fo	r edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_27	0	GPIO_27's FIQ final status for edge wake-up source.		
1Ch	REG0F38	7:0	Default: 0x11	Access: RO, R/W, WO	
(0F38h)	GPIO_PM_WK_FIQ_POL_28	7	GPIO_28's FIQ polarity for ed	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_28	6	GPIO_28's FIQ clear for edge	e wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 28			e wake-up source.	
	GPIO_PM_WK_FIQ_MASK_2 8	4	GPIO_28's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_28	3	GPIO_28's glitch remover enable.		
	GPIO_PM_IN_28	2	GPIO_28's input.		
	GPIO_PM_OUT_28	1	GPIO_28's output.		
	GPIO_PM_OEN_28	0 -	GPIO_28's output enable.		
1Ch	REG0F39	7:0	Default: 0x00	Access : RO, R/W	
(0F39h)	GPIO_PM_PAD_PS_28	7	GPIO_28's PAD PS.		
	GPIO_PM_PAD_PE_28	6	GPIO_28's PAD PE.		
	GPIO_PM_PAD_DRV1_28	5	GPIO_28's PAD DRV1.		
	GPIO_PM_PAD_DRV0_28	4	GPIO_28's PAD DRV0.		
	-	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_28	1	GPIO_28's FIQ raw status fo	r edge wake-up source.	
•	GPIO_PM_WK_FIQ_FINAL_S TATUS_28	0	GPIO_28's FIQ final status fo	or edge wake-up source.	
1Dh	REG0F3A	7:0	Default : 0x11	Access: RO, R/W, WO	
(0F3Ah)	GPIO_PM_WK_FIQ_POL_29	7	GPIO_29's FIQ polarity for ed	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_29	6	GPIO_29's FIQ clear for edge	e wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 29	5	GPIO_29's FIQ force for edge	e wake-up source.	
	GPIO_PM_WK_FIQ_MASK_2 9	4	GPIO_29's FIQ mask for edg	e wake-up source.	
	GPIO_PM_GLHRM_EN_29	3	GPIO_29's glitch remover enable.		



Index	Mnemonic	Bit	Description	
(Absolute)		Dic	Description	
	GPIO_PM_IN_29	2	GPIO_29's input.	
	GPIO_PM_OUT_29	1	GPIO_29's output.	
	GPIO_PM_OEN_29	0	GPIO_29's output enable.	
1Dh	REG0F3B	7:0	Default: 0x00 Access: RO, R/W	
(0F3Bh)	GPIO_PM_PAD_PS_29	7	GPIO_29's PAD PS.	
	GPIO_PM_PAD_PE_29	6	GPIO_29's PAD PE.	
	GPIO_PM_PAD_DRV1_29	5	GPIO_29's PAD DRV1.	
	GPIO_PM_PAD_DRV0_29	4	GPIO_29's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_29	1	GPIO_29's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_29	0	GPIO_29's FIQ final status for edge wake-up source.	
1Eh	REG0F3C	7:0	Default: 0x11 Access: RO, R/W, WO	
(	GPIO_PM_WK_FIQ_POL_30	7	GPIO_30's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_30	6	GPIO_30's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 30	5	GPIO_30's FIQ force for edge wake-up source.	
CiC	GPIO_PM_WK_FIQ_MASK_3	4	GPIO_30's FIQ mask for edge wake-up source.	
9	GPIO_PM_GLHRM_EN_30	3	GPIO_30's glitch remover enable.	
	GPIO_PM_IN_30	2	GPIO_30's input.	
	GPIO_PM_OUT_30	1	GPIO_30's output.	
	GPIO_PM_OEN_30	0	GPIO_30's output enable.	
1Eh	REG0F3D	7:0	Default : 0x00 Access : RO, R/W	
(0F3Dh)	GPIO_PM_PAD_PS_30	7	GPIO_30's PAD PS.	
-	GPIO_PM_PAD_PE_30	6	GPIO_30's PAD PE.	
	GPIO_PM_PAD_DRV1_30	5	GPIO_30's PAD DRV1.	
	GPIO_PM_PAD_DRV0_30	4	GPIO_30's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_30	1	GPIO_30's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_30	0	GPIO_30's FIQ final status for edge wake-up source.	



	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
1Fh	REG0F3E	7:0	Default : 0x11	Access : RO, R/W, WO
(0F3Eh)	GPIO_PM_WK_FIQ_POL_31	7	GPIO_31's FIQ polarity for	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_31	6	GPIO_31's FIQ clear for ed	lge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 31	5	GPIO_31's FIQ force for ec	dge wake-up source.
	GPIO_PM_WK_FIQ_MASK_3 1	4	GPIO_31's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_31	3	GPIO_31's glitch remover e	enable.
	GPIO_PM_IN_31	2	GPIO_31's input.	XX
	GPIO_PM_OUT_31	1	GPIO_31's output.	
	GPIO_PM_OEN_31	0	GPIO_31's output enable.	
1Fh	REG0F3F	7:0	Default : 0x00	Access : RO, R/W
(0F3Fh)	GPIO_PM_PAD_PS_31	7	GPIO_31's PAD PS.	
	GPIO_PM_PAD_PE_31	6	GPIO_31's PAD PE.	
	GPIO_PM_PAD_DRV1_31	5	GPIO_31's PAD DRV1.	.0,
	GPIO_PM_PAD_DRV0_31	4	GPIO_31's PAD DRV0.	
	-00	3:2	Reserved.	
.·. (	GPIO_PM_WK_FIQ_RAW_ST ATUS_31	1	GPIO_31's FIQ raw status	for edge wake-up source.
9	GPIO_PM_WK_FIQ_FINAL_S TATUS_31	0	GPIO_31's FIQ final status	for edge wake-up source.
20h	REG0F40	7:0	Default: 0x11	Access: RO, R/W, WO
(0F40h)	GPIO_PM_WK_FIQ_POL_32	7	GPIO_32's FIQ polarity for	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_32	6	GPIO_32's FIQ clear for ed	lge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 32	5	GPIO_32's FIQ force for ec	dge wake-up source.
	GPIO_PM_WK_FIQ_MASK_3 2	4	GPIO_32's FIQ mask for ed	dge wake-up source.
	GPIO_PM_GLHRM_EN_32	3	GPIO_32's glitch remover e	enable.
	GPIO_PM_IN_32	2	GPIO_32's input.	
	GPIO_PM_OUT_32	1	GPIO_32's output.	
	GPIO_PM_OEN_32	0	GPIO_32's output enable.	
20h	REG0F41	7:0	Default : 0x00	Access: RO, R/W
(0F41h)	GPIO_PM_PAD_PS_32	7	GPIO_32's PAD PS.	



	Register (Bank = 0F)	Dia	Docarintion	
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_PAD_PE_32	6	GPIO_32's PAD PE.	
	GPIO_PM_PAD_DRV1_32	5	GPIO_32's PAD DRV1.	
	GPIO_PM_PAD_DRV0_32	4	GPIO_32's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_32	1	GPIO_32's FIQ raw status fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_32	0	GPIO_32's FIQ final status f	for edge wake-up source.
21h	REG0F42	7:0	Default : 0x11	Access : RO, R/W, WO
0F42h)	GPIO_PM_WK_FIQ_POL_33	7	GPIO_33's FIQ polarity for e	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_33	6	GPIO_33's FIQ clear for edge wake-up source.	
3	GPIO_PM_WK_FIQ_FORCE_ 33	5	GPIO_33's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_3 3	4	GPIO_33's FIQ mask for ed	ge wake-up source.
	GPIO_PM_GLHRM_EN_33	3	GPIO_33's glitch remover el	nable.
	GPIO_PM_IN_33	2 🗸	GPIO_33's input.	
	GPIO_PM_OUT_33	1	GPIO_33's output.	
	GPIO_PM_OEN_33	0	GPIO_33's output enable.	
21h	REG0F43	7:0	Default: 0x00	Access: RO, R/W
0F43h)	GPIO_PM_PAD_PS_33	7	GPIO_33's PAD PS.	
	GPIO_PM_PAD_PE_33	6	GPIO_33's PAD PE.	
	GPIO_PM_PAD_DRV1_33	5	GPIO_33's PAD DRV1.	
	GPIO_PM_PAD_DRV0_33	4	GPIO_33's PAD DRV0.	
	- 1	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_33	1	GPIO_33's FIQ raw status fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_33	0	GPIO_33's FIQ final status f	for edge wake-up source.
22h	REG0F44	7:0	Default : 0x11	Access: RO, R/W, WO
0F44h)	GPIO_PM_WK_FIQ_POL_34	7	GPIO_34's FIQ polarity for e	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_34	6	GPIO_34's FIQ clear for edg	ge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 34	5	GPIO_34's FIQ force for edo	ge wake-up source.



PM_GPIO F	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_MASK_3	4	GPIO_34's FIQ mask for edge	e wake-up source.
	GPIO_PM_GLHRM_EN_34	3	GPIO_34's glitch remover ena	able.
	GPIO_PM_IN_34	2	GPIO_34's input.	
	GPIO_PM_OUT_34	1	GPIO_34's output.	
	GPIO_PM_OEN_34	0	GPIO_34's output enable.	
22h	REG0F45	7:0	Default: 0x00	Access: RO, R/W
(0F45h)	GPIO_PM_PAD_PS_34	7	GPIO_34's PAD PS.	7 151
	GPIO_PM_PAD_PE_34	6	GPIO_34's PAD PE.	
	GPIO_PM_PAD_DRV1_34	5	GPIO_34's PAD DRV1.	<b>X</b> 3
	GPIO_PM_PAD_DRV0_34	4	GPIO_34's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_34	1	GPIO_34's FIQ raw status for	r edg <mark>e</mark> wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_34	0	GPIO_34's FIQ final status fo	r edge wake-up source.
23h	REG0F46	7:0	Default : 0x11	Access : RO, R/W, WO
(0F46h)	GPIO_PM_WK_FIQ_POL_35	7	GPIO_35's FIQ polarity for ed	lge wake-up source.
	GPIO_PM_WK_FIQ_CLR_35	6	GPIO_35's FIQ clear for edge	e wake-up source.
5	GPIO_PM_WK_FIQ_FORCE_ 35	5	GPIO_35's FIQ force for edge	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_3 5	4	GPIO_35's FIQ mask for edge	e wake-up source.
	GPIO_PM_GLHRM_EN_35	3	GPIO_35's glitch remover ena	able.
	GPIO_PM_IN_35	2	GPIO_35's input.	
	GPIO_PM_OUT_35	1	GPIO_35's output.	
	GPIO_PM_OEN_35	0	GPIO_35's output enable.	
4	O 10_111_OL11_33			
23h	REG0F47	7:0	Default : 0x00	Access : RO, R/W
23h (0F47h)	1	<b>7:0</b>	<b>Default : 0x00</b> GPIO_35's PAD PS.	Access : RO, R/W
	REG0F47			Access : RO, R/W
	REG0F47 GPIO_PM_PAD_PS_35	7	GPIO_35's PAD PS.	Access : RO, R/W
	REG0F47  GPIO_PM_PAD_PS_35  GPIO_PM_PAD_PE_35	7 6	GPIO_35's PAD PS. GPIO_35's PAD PE.	Access : RO, R/W
	REG0F47  GPIO_PM_PAD_PS_35  GPIO_PM_PAD_PE_35  GPIO_PM_PAD_DRV1_35	7 6 5	GPIO_35's PAD PS. GPIO_35's PAD PE. GPIO_35's PAD DRV1.	Access : RO, R/W



	Register (Bank = 0F)	_			
Index (Absolute)	Mnemonic	Bit	Description		
	ATUS_35				
	GPIO_PM_WK_FIQ_FINAL_S TATUS_35	0	GPIO_35's FIQ final status for edge wake-up source.		
24h	REG0F48	7:0	Default: 0x11 Access: RO, R/W, WO		
(0F48h)	GPIO_PM_WK_FIQ_POL_36	7	GPIO_36's FIQ polarity for edge wake-up source.		
	GPIO_PM_WK_FIQ_CLR_36	6	GPIO_36's FIQ clear for edge wake-up source.		
	GPIO_PM_WK_FIQ_FORCE_ 36	5	GPIO_36's FIQ force for edge wake-up source.		
	GPIO_PM_WK_FIQ_MASK_3	4	GPIO_36's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_36	3	GPIO_36's glitch remover enable.		
	GPIO_PM_IN_36	2	GPIO_36's input.		
	GPIO_PM_OUT_36	1	GPIO_36's output.		
	GPIO_PM_OEN_36	0	GPIO_36's output enable.		
24h	REG0F49	7:0	Default: 0x00 Access: RO, R/W		
	GPIO_PM_PAD_PS_36	7	GPIO_36's PAD PS.		
	GPIO_PM_PAD_PE_36	6	GPIO_36's PAD PE.		
	GPIO_PM_PAD_DRV1_36	5	GPIO_36's PAD DRV1.		
	GPIO_PM_PAD_DRV0_36	4	GPIO_36's PAD DRV0.		
6	2	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_36	1	GPIO_36's FIQ raw status for edge wake-up source.		
	GPIO_PM_WK_FIQ_FINAL_S TATUS_36	0	GPIO_36's FIQ final status for edge wake-up source.		
25h	REG0F4A	7:0	Default: 0x11 Access: RO, R/W, WO		
(0F4Ah)	GPIO_PM_WK_FIQ_POL_37	7	GPIO_37's FIQ polarity for edge wake-up source.		
	GPIO_PM_WK_FIQ_CLR_37	6	GPIO_37's FIQ clear for edge wake-up source.		
	GPIO_PM_WK_FIQ_FORCE_ 37	5	GPIO_37's FIQ force for edge wake-up source.		
	GPIO_PM_WK_FIQ_MASK_3 7	4	GPIO_37's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_37	3	GPIO_37's glitch remover enable.		
	GPIO_PM_IN_37	2	GPIO_37's input.		
	GPIO_PM_OUT_37	1	GPIO_37's output.		



Index	Mnemonic	Bit	Description	
(Absolute)		DIL	Description	
	GPIO_PM_OEN_37	0	GPIO_37's output enable.	
25h	REG0F4B	7:0	Default : 0x00	Access : RO, R/W
(0F4Bh)	GPIO_PM_PAD_PS_37	7	GPIO_37's PAD PS.	
	GPIO_PM_PAD_PE_37	6	GPIO_37's PAD PE.	
	GPIO_PM_PAD_DRV1_37	5	GPIO_37's PAD DRV1.	
	GPIO_PM_PAD_DRV0_37	4	GPIO_37's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_37	1	GPIO_37's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_37	0	GPIO_37's FIQ final status for edge wake-up source.	
26h	REG0F4C	7:0	Default : 0x11 Access : RO, R/W, WO	
(0F4Ch)	GPIO_PM_WK_FIQ_POL_38	7	GPIO_38's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_38	6	GPIO_38's FIQ clear for edge wake-up source.	
3	GPIO_PM_WK_FIQ_FORCE_	5	GPIO_38's FIQ force for edge wake-up source.	
	38			
	GPIO_PM_WK_FIQ_MASK_3	4	GPIO_38's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_38	3	GPIO_38's glitch remover er	nable.
	GPIO_PM_IN_38	2	GPIO_38's input.	
	GPIO_PM_OUT_38	1	GPIO_38's output.	
	GPIO_PM_OEN_38	0	GPIO_38's output enable.	
26h	REG0F4D	7:0	Default : 0x00	Access : RO, R/W
(0F4Dh)	GPIO_PM_PAD_PS_38	7	GPIO_38's PAD PS.	
	GPIO_PM_PAD_PE_38	6	GPIO_38's PAD PE.	
	GPIO_PM_PAD_DRV1_38	5	GPIO_38's PAD DRV1.	
-	GPIO_PM_PAD_DRV0_38	4	GPIO_38's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_38	1	GPIO_38's FIQ raw status fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_38	0	GPIO_38's FIQ final status f	or edge wake-up source.
27h	REG0F4E	7:0	Default : 0x11	Access : RO, R/W, WO
(0F4Eh)	GPIO_PM_WK_FIQ_POL_39	7	GPIO_39's FIQ polarity for e	-d



	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_CLR_39	6	GPIO_39's FIQ clear for e	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 39	5	GPIO_39's FIQ force for	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_3 9	4	GPIO_39's FIQ mask for	edge wake-up source.
	GPIO_PM_GLHRM_EN_39	3	GPIO_39's glitch remove	r enable.
	GPIO_PM_IN_39	2	GPIO_39's input.	A V
	GPIO_PM_OUT_39	1	GPIO_39's output.	
	GPIO_PM_OEN_39	0	GPIO_39's output enable (PAD_GT0_MDC).	
27h	REG0F4F	7:0	Default: 0x00	Access: RO, R/W
(0F4Fh)	GPIO_PM_PAD_PS_39 GPIO_39's PAD PS.			
	GPIO_PM_PAD_PE_39	6	GPIO_39's PAD PE.	
	GPIO_PM_PAD_DRV1_39	5	GPIO_39's PAD DRV1.	
	GPIO_PM_PAD_DRV0_39	4	GPIO_39's PAD DRV0.	
	-	3:2	Reserved.	.0,
	GPIO_PM_WK_FIQ_RAW_ST ATUS_39	1	GPIO_39's FIQ raw statu	s for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_39	0	GPIO_39's FIQ final statu	ıs for edge wake-up source.
28h	REG0F50	7:0	Default: 0x11	Access: RO, R/W, WO
(0F50h)	GPIO_PM_WK_FIQ_POL_40	7	GPIO_40's FIQ polarity fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_40	6	GPIO_40's FIQ clear for e	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 40	5	GPIO_40's FIQ force for	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_4	4	GPIO_40's FIQ mask for	edge wake-up source.
	GPIO_PM_GLHRM_EN_40	3	GPIO_40's glitch remove	r enable.
	GPIO_PM_IN_40	2	GPIO_40's input.	
	GPIO_PM_OUT_40	1	GPIO_40's output.	
	GPIO_PM_OEN_40	0	GPIO_40's output enable	(PAD_GT0_MDIO).
28h	REG0F51	7:0	Default: 0x00	Access : RO, R/W
(0F51h)	GPIO_PM_PAD_PS_40	7	GPIO_40's PAD PS.	
	GPIO_PM_PAD_PE_40	6	GPIO_40's PAD PE.	
	•	1	1	·



PM_GPIO F	Register (Bank = 0F)				
Index (Absolute)	Mnemonic	Bit	Description		
	GPIO_PM_PAD_DRV0_40	4	GPIO_40's PAD DRV0.		
	-	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_40	1	GPIO_40's FIQ raw status fo	r edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_40	0	GPIO_40's FIQ final status for edge wake-up source.		
29h	REG0F52	7:0	Default: 0x11	Access: RO, R/W, WO	
(0F52h)	GPIO_PM_WK_FIQ_POL_41	7	GPIO_41's FIQ polarity for ed	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_41	6	GPIO_41's FIQ clear for edge	e wake-up source.	
GPIO_PM_WK_FIQ_FORCE_ 5 GPIO_41's FIG		GPIO_41's FIQ force for edge	e wake-up source.		
	GPIO_PM_WK_FIQ_MASK_4	4	GPIO_41's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_41	3	GPIO_41's glitch remover enable.		
	GPIO_PM_IN_41	2	GPIO_41's input.		
	GPIO_PM_OUT_41	1	GPIO_41's output.		
	GPIO_PM_OEN_41	0 -	GPIO_41's output enable (PA	ND_GT0_RX_CLK).	
29h	REG0F53	7:0	Default : 0x00	Access : RO, R/W	
(0F53h)	GPIO_PM_PAD_PS_41	7	GPIO_41's PAD PS.		
	GPIO_PM_PAD_PE_41	6	GPIO_41's PAD PE.		
	GPIO_PM_PAD_DRV1_41	5	GPIO_41's PAD DRV1.		
	GPIO_PM_PAD_DRV0_41	4	GPIO_41's PAD DRV0.		
	-	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_41	1	GPIO_41's FIQ raw status fo	r edge wake-up source.	
•	GPIO_PM_WK_FIQ_FINAL_S TATUS_41	0	GPIO_41's FIQ final status fo	or edge wake-up source.	
2Ah	REG0F54	7:0	Default : 0x11	Access: RO, R/W, WO	
(0F54h)	GPIO_PM_WK_FIQ_POL_42	7	GPIO_42's FIQ polarity for ed	dge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_42	6	GPIO_42's FIQ clear for edge	e wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 42	5	GPIO_42's FIQ force for edge	e wake-up source.	
	GPIO_PM_WK_FIQ_MASK_4 2	4	GPIO_42's FIQ mask for edg	e wake-up source.	
	GPIO_PM_GLHRM_EN_42	3	GPIO_42's glitch remover enable.		



Index	Mnemonic	Bit	Description	
(Absolute)		Dic	Description	
	GPIO_PM_IN_42	2	GPIO_42's input.	
	GPIO_PM_OUT_42	1	GPIO_42's output.	
	GPIO_PM_OEN_42	0	GPIO_42's output enable (PAD_GT0_RX_CTL).	
2Ah	REG0F55	7:0	Default: 0x00 Access: RO, R/W	
(0F55h)	GPIO_PM_PAD_PS_42	7	GPIO_42's PAD PS.	
	GPIO_PM_PAD_PE_42	6	GPIO_42's PAD PE.	
	GPIO_PM_PAD_DRV1_42	5	GPIO_42's PAD DRV1.	
	GPIO_PM_PAD_DRV0_42	4	GPIO_42's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_42	1	GPIO_42's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_42	0	GPIO_42's FIQ final status for edge wake-up source.	
2Bh	REG0F56	7:0	Default: 0x11 Access: RO, R/W, WO	
(	GPIO_PM_WK_FIQ_POL_43	7	GPIO_43's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_43	6	GPIO_43's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 43	5	GPIO_43's FIQ force for edge wake-up source.	
CiC	GPIO_PM_WK_FIQ_MASK_4	4	GPIO_43's FIQ mask for edge wake-up source.	
9	GPIO_PM_GLHRM_EN_43	3	GPIO_43's glitch remover enable.	
	GPIO_PM_IN_43	2	GPIO_43's input.	
	GPIO_PM_OUT_43	1	GPIO_43's output.	
	GPIO_PM_OEN_43	0	GPIO_43's output enable (PAD_GT0_RX_D0).	
2Bh	REG0F57	7:0	Default: 0x00 Access: RO, R/W	
(0F57h)	GPIO_PM_PAD_PS_43	7	GPIO_43's PAD PS.	
-	GPIO_PM_PAD_PE_43	6	GPIO_43's PAD PE.	
	GPIO_PM_PAD_DRV1_43	5	GPIO_43's PAD DRV1.	
	GPIO_PM_PAD_DRV0_43	4	GPIO_43's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_43	1	GPIO_43's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_43	0	GPIO_43's FIQ final status for edge wake-up source.	



PM_GPIO	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
2Ch	REG0F58	7:0	Default : 0x11	Access: RO, R/W, WO
(0F58h)	GPIO_PM_WK_FIQ_POL_44	7	GPIO_44's FIQ polarity fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_44	6	GPIO_44's FIQ clear for 6	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 44	5	GPIO_44's FIQ force for 6	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_4 4	4	GPIO_44's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_44	3	GPIO_44's glitch remover	r enable.
	GPIO_PM_IN_44	2	GPIO_44's input.	XX
	GPIO_PM_OUT_44	1	GPIO_44's output.	
	GPIO_PM_OEN_44	0	GPIO_44's output enable	(PAD_GT0_RX_D1).
2Ch	REG0F59	7:0	Default : 0x00	Access : RO, R/W
(0F59h)	GPIO_PM_PAD_PS_44	7	GPIO_44's PAD PS.	
	GPIO_PM_PAD_PE_44	6	GPIO_44's PAD PE.	
	GPIO_PM_PAD_DRV1_44	5	GPIO_44's PAD DRV1.	_0,
	GPIO_PM_PAD_DRV0_44	4	GPIO_44's PAD DRV0.	
	-00	3:2	Reserved.	
.·. (	GPIO_PM_WK_FIQ_RAW_ST ATUS_44	1	GPIO_44's FIQ raw status	s for edge wake-up source.
9	GPIO_PM_WK_FIQ_FINAL_S TATUS_44	0	GPIO_44's FIQ final statu	us for edge wake-up source.
2Dh	REG0F5A	7:0	Default: 0x11	Access: RO, R/W, WO
(0F5Ah)	GPIO_PM_WK_FIQ_POL_45	7	GPIO_45's FIQ polarity fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_45	6	GPIO_45's FIQ clear for e	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 45	5	GPIO_45's FIQ force for e	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_4 5	4	GPIO_45's FIQ mask for	edge wake-up source.
	GPIO_PM_GLHRM_EN_45	3	GPIO_45's glitch remover	r enable.
	GPIO_PM_IN_45	2	GPIO_45's input.	
	GPIO_PM_OUT_45	1	GPIO_45's output.	
	GPIO_PM_OEN_45	0	GPIO_45's output enable	(PAD_GT0_RX_D2).
2Dh	REG0F5B	7:0	Default: 0x00	Access: RO, R/W
(0F5Bh)	GPIO_PM_PAD_PS_45	7	GPIO_45's PAD PS.	



PM_GPIO F	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_PAD_PE_45	6	GPIO_45's PAD PE.	
	GPIO_PM_PAD_DRV1_45	5	GPIO_45's PAD DRV1.	
	GPIO_PM_PAD_DRV0_45	4	GPIO_45's PAD DRV0.	•
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_45	1	GPIO_45's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_45	0	GPIO_45's FIQ final status for edge wake-up so	
2Eh	REG0F5C	7:0	Default : 0x11	Access: RO, R/W, WO
(0F5Ch)	GPIO_PM_WK_FIQ_POL_46	7	GPIO_46's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_46	6	GPIO_46's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 46	5	GPIO_46's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_4 6	4	GPIO_46's FIQ mask for edge wake-up source.	
(	GPIO_PM_GLHRM_EN_46	3	GPIO_46's glitch remover en	able.
	GPIO_PM_IN_46	2 🗸	GPIO_46's input.	
	GPIO_PM_OUT_46	1	GPIO_46's output.	
	GPIO_PM_OEN_46	0	GPIO_46's output enable (PA	D_GT0_RX_D3).
2Eh	REG0F5D	7:0	Default: 0x00	Access: RO, R/W
(0F5Dh)	GPIO_PM_PAD_PS_46	7	GPIO_46's PAD PS.	
	GPIO_PM_PAD_PE_46	6	GPIO_46's PAD PE.	
	GPIO_PM_PAD_DRV1_46	5	GPIO_46's PAD DRV1.	
	GPIO_PM_PAD_DRV0_46	4	GPIO_46's PAD DRV0.	
	-7	3:2	Reserved.	
•	GPIO_PM_WK_FIQ_RAW_ST ATUS_46	1	GPIO_46's FIQ raw status for	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_46	0	GPIO_46's FIQ final status fo	r edge wake-up source.
2Fh	REG0F5E	7:0	Default : 0x11	Access : RO, R/W, WO
(0F5Eh)	GPIO_PM_WK_FIQ_POL_47	7	GPIO_47's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_47	6	GPIO_47's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 47	5	GPIO_47's FIQ force for edge	e wake-up source.



PM_GPIO F	Register (Bank = 0F)		<u> </u>	
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_MASK_4 7	4	GPIO_47's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_47	3	GPIO_47's glitch remover enable.	
	GPIO_PM_IN_47	2	GPIO_47's input.	
	GPIO_PM_OUT_47	1	GPIO_47's output.	
	GPIO_PM_OEN_47	0	GPIO_47's output enable (PAD_GT0_TX_CLK).	
2Fh (0F5Fh)	REG0F5F	7:0	Default: 0x00	Access: RO, R/W
	GPIO_PM_PAD_PS_47	7	GPIO_47's PAD PS.	- 151
	GPIO_PM_PAD_PE_47	6	GPIO_47's PAD PE.	XX
	GPIO_PM_PAD_DRV1_47	5	GPIO_47's PAD DRV1.	<b>X</b>
	GPIO_PM_PAD_DRV0_47	4	GPIO_47's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_47		GPIO_47's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_47	0	GPIO_47's FIQ final status fo	or edge wake-up source.
30h	REG0F60	7:0	Default : 0x11	Access : RO, R/W, WO
(0F60h)	GPIO_PM_WK_FIQ_POL_48	7	GPIO_48's FIQ polarity for e	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_48	6	GPIO_48's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 48	5	GPIO_48's FIQ force for edg	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_4	4	GPIO_48's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_48	3	GPIO_48's glitch remover en	able.
	GPIO_PM_IN_48	2	GPIO_48's input.	
	GPIO_PM_OUT_48	1	GPIO_48's output.	
	GPIO_PM_OEN_48	0	GPIO_48's output enable (PAD_GT0_TX_CTL).	
30h (0F61h)	REG0F61	7:0	Default : 0x00	Access : RO, R/W
	GPIO_PM_PAD_PS_48	7	GPIO_48's PAD PS.	
	GPIO_PM_PAD_PE_48	6	GPIO_48's PAD PE.	
	GPIO_PM_PAD_DRV1_48	5	GPIO_48's PAD DRV1.	
	GPIO_PM_PAD_DRV0_48	4	GPIO_48's PAD DRV0.	
	-	3:2	Reserved.	



PM_GPIO Register (Bank = 0F)					
Index (Absolute)	Mnemonic	Bit	Description		
	ATUS_48		<u></u>		
	GPIO_PM_WK_FIQ_FINAL_S TATUS_48	0	GPIO_48's FIQ final status for edge wake-up source.		
31h (0F62h)	REG0F62	7:0	Default: 0x11 Access: RO, R/W, WO		
	GPIO_PM_WK_FIQ_POL_49	7	GPIO_49's FIQ polarity for edge wake-up source.		
	GPIO_PM_WK_FIQ_CLR_49	6	GPIO_49's FIQ clear for edge wake-up source.		
	GPIO_PM_WK_FIQ_FORCE_ 49	5	GPIO_49's FIQ force for edge wake-up source.		
	GPIO_PM_WK_FIQ_MASK_4	4	GPIO_49's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_49	3	GPIO_49's glitch remover enable.		
	GPIO_PM_IN_49	2	GPIO_49's input.		
	GPIO_PM_OUT_49	1	GPIO_49's output.		
	GPIO_PM_OEN_49	0	GPIO_49's output enable (PAD_GT0_TX_D0).		
31h (0F63h)	REG0F63	7:0	Default : 0x00 Access : RO, R/W		
	GPIO_PM_PAD_PS_49	7	GPIO_49's PAD PS.		
	GPIO_PM_PAD_PE_49	6	GPIO_49's PAD PE.		
	GPIO_PM_PAD_DRV1_49	5	GPIO_49's PAD DRV1.		
	GPIO_PM_PAD_DRV0_49	4	GPIO_49's PAD DRV0.		
Sign	<i>2</i>	3:2	Reserved.		
	GPIO_PM_WK_FIQ_RAW_ST ATUS_49	1	GPIO_49's FIQ raw status for edge wake-up source.		
	GPIO_PM_WK_FIQ_FINAL_S TATUS_49	0	GPIO_49's FIQ final status for edge wake-up source.		
32h	REG0F64	7:0	Default : 0x11 Access : RO, R/W, WO		
(0F64h)	GPIO_PM_WK_FIQ_POL_50	7	GPIO_50's FIQ polarity for edge wake-up source.		
	GPIO_PM_WK_FIQ_CLR_50	6	GPIO_50's FIQ clear for edge wake-up source.		
	GPIO_PM_WK_FIQ_FORCE_ 50	5	GPIO_50's FIQ force for edge wake-up source.		
	GPIO_PM_WK_FIQ_MASK_5	4	GPIO_50's FIQ mask for edge wake-up source.		
	GPIO_PM_GLHRM_EN_50	3	GPIO_50's glitch remover enable.		
	GPIO_PM_IN_50	2	GPIO_50's input.		
	GPIO_PM_OUT_50	1	GPIO_50's output.		



Index	Mnemonic	Bit	Description	
(Absolute)	Milemonic	DIL	Description	
	GPIO_PM_OEN_50	0	GPIO_50's output enable (PAD_GT0_TX_D1).	
32h	REG0F65	7:0	Default: 0x00 Access: RO, R/W	
(0F65h)	GPIO_PM_PAD_PS_50	7	GPIO_50's PAD PS.	
	GPIO_PM_PAD_PE_50	6	GPIO_50's PAD PE.	
	GPIO_PM_PAD_DRV1_50	5	GPIO_50's PAD DRV1.	(
	GPIO_PM_PAD_DRV0_50	4	GPIO_50's PAD DRV0.	7
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_50	1	GPIO_50's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_50	0	GPIO_50's FIQ final status for edge wake-up source	
33h	REG0F66	7:0	Default: 0x11 Access: RO, R/W, V	VO
(0F66h)	GPIO_PM_WK_FIQ_POL_51	7	GPIO_51's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_51	6	GPIO_51's FIQ clear for edge wake-up source.	
<u>!</u>	GPIO_PM_WK_FIQ_FORCE_	5	GPIO_51's FIQ force for edge wake-up source.	
	51		7, 11	
	GPIO_PM_WK_FIQ_MASK_5 1	4	GPIO_51's FIQ mask for edge wake-up source.	
•. (	GPIO_PM_GLHRM_EN_51	3	GPIO_51's glitch remover enable.	
	GPIO_PM_IN_51	2	GPIO_51's input.	
	GPIO_PM_OUT_51	1	GPIO_51's output.	
	GPIO_PM_OEN_51	0	GPIO_51's output enable (PAD_GT0_TX_D2).	
33h	REG0F67	7:0	Default: 0x00 Access: RO, R/W	
(0F67h)	GPIO_PM_PAD_PS_51	7	GPIO_51's PAD PS.	
	GPIO_PM_PAD_PE_51	6	GPIO_51's PAD PE.	
	GPIO_PM_PAD_DRV1_51	5	GPIO_51's PAD DRV1.	
-	GPIO_PM_PAD_DRV0_51	4	GPIO_51's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_51	1	GPIO_51's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_51	0	GPIO_51's FIQ final status for edge wake-up source	•
34h	REG0F68	7:0	Default: 0x11 Access: RO, R/W, V	NO
0F68h)	GPIO_PM_WK_FIQ_POL_52	7	GPIO_52's FIQ polarity for edge wake-up source.	



	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_CLR_52	6	GPIO_52's FIQ clear for e	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 52	5	GPIO_52's FIQ force for e	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_5 2	4	GPIO_52's FIQ mask for o	edge wake-up source.
	GPIO_PM_GLHRM_EN_52	3	GPIO_52's glitch remover	enable.
	GPIO_PM_IN_52	2	GPIO_52's input.	
	GPIO_PM_OUT_52	1	GPIO_52's output.	
	GPIO_PM_OEN_52	0	GPIO_52's output enable	(PAD_GT0_TX_D3).
34h	REG0F69	7:0	Default : 0x00	Access : RO, R/W
(0F69h)	GPIO_PM_PAD_PS_52	7	GPIO_52's PAD PS.	
	GPIO_PM_PAD_PE_52	6	GPIO_52's PAD PE.	
	GPIO_PM_PAD_DRV1_52	5	GPIO_52's PAD DRV1.	
	GPIO_PM_PAD_DRV0_52	4	GPIO_52's PAD DRV0.	
	-	3:2	Reserved.	.0,
	GPIO_PM_WK_FIQ_RAW_ST ATUS_52	1	GPIO_52's FIQ raw status	s for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_52	0	GPIO_52's FIQ final statu	s for edge wake-up source.
35h	REG0F6A	7:0	Default: 0x11	Access : RO, R/W, WO
(OF6Ah)	GPIO_PM_WK_FIQ_POL_53	7	GPIO_53's FIQ polarity fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_53	6	GPIO_53's FIQ clear for 6	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 53	5	GPIO_53's FIQ force for e	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_5	4	GPIO_53's FIQ mask for o	edge wake-up source.
	GPIO_PM_GLHRM_EN_53	3	GPIO_53's glitch remover	enable.
	GPIO_PM_IN_53	2	GPIO_53's input.	
	GPIO_PM_OUT_53	1	GPIO_53's output.	
	GPIO_PM_OEN_53	0	GPIO_53's output enable	(PAD_GT1_MDC).
35h	REG0F6B	7:0	Default : 0x00	Access : RO, R/W
(0F6Bh)	GPIO_PM_PAD_PS_53	7	GPIO_53's PAD PS.	
	GPIO_PM_PAD_PE_53	6	GPIO_53's PAD PE.	
		1		



PM_GPIO F	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_PAD_DRV0_53	4	GPIO_53's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_53	1	GPIO_53's FIQ raw status fo	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_53	0	GPIO_53's FIQ final status fo	or edge wake-up source.
36h	REG0F6C	7:0	Default: 0x11	Access: RO, R/W, WO
(0F6Ch)	GPIO_PM_WK_FIQ_POL_54	7	GPIO_54's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_54	6	GPIO_54's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 54	5	GPIO_54's FIQ force for edge	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_5	4	GPIO_54's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_54	3	GPIO_54's glitch remover en	able.
	GPIO_PM_IN_54	2	GPIO_54's input.	
	GPIO_PM_OUT_54	1	GPIO_54's output.	O
	GPIO_PM_OEN_54	0 -	GPIO_54's output enable (PA	AD_GT1_MDIO).
36h	REG0F6D	7:0	Default: 0x00	Access: RO, R/W
(0F6Dh)	GPIO_PM_PAD_PS_54	7	GPIO_54's PAD PS.	
	GPIO_PM_PAD_PE_54	6	GPIO_54's PAD PE.	
	GPIO_PM_PAD_DRV1_54	5	GPIO_54's PAD DRV1.	
	GPIO_PM_PAD_DRV0_54	4	GPIO_54's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_54	1	GPIO_54's FIQ raw status fo	r edge wake-up source.
•	GPIO_PM_WK_FIQ_FINAL_S TATUS_54	0	GPIO_54's FIQ final status fo	or edge wake-up source.
37h	REG0F6E	7:0	Default : 0x11	Access : RO, R/W, WO
(0F6Eh)	GPIO_PM_WK_FIQ_POL_55	7	GPIO_55's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_55	6	GPIO_55's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 55	5	GPIO_55's FIQ force for edge	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_5 5	4	GPIO_55's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_55	3	GPIO_55's glitch remover en	ahle



Index	Mnemonic	Bit	Description	
(Absolute)			Description	
	GPIO_PM_IN_55	2	GPIO_55's input.	
	GPIO_PM_OUT_55	1	GPIO_55's output.	
	GPIO_PM_OEN_55	0	GPIO_55's output enable (PAD_GT1_RX_CLK).	
37h	REG0F6F	7:0	Default: 0x00 Access: RO, R/W	
(0F6Fh)	GPIO_PM_PAD_PS_55	7	GPIO_55's PAD PS.	
	GPIO_PM_PAD_PE_55	6	GPIO_55's PAD PE.	
	GPIO_PM_PAD_DRV1_55	5	GPIO_55's PAD DRV1.	
	GPIO_PM_PAD_DRV0_55	4	GPIO_55's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_55	1	GPIO_55's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_55	0	GPIO_55's FIQ final status for edge wake-up source.	
38h	REG0F70	7:0	Default: 0x11 Access: RO, R/W, WO	
(	GPIO_PM_WK_FIQ_POL_56	7	GPIO_56's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_56	6	GPIO_56's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 56	5	GPIO_56's FIQ force for edge wake-up source.	
CiC	GPIO_PM_WK_FIQ_MASK_5	4	GPIO_56's FIQ mask for edge wake-up source.	
9	GPIO_PM_GLHRM_EN_56	3	GPIO_56's glitch remover enable.	
	GPIO_PM_IN_56	2	GPIO_56's input.	
	GPIO_PM_OUT_56	1	GPIO_56's output.	
	GPIO_PM_OEN_56	0	GPIO_56's output enable (PAD_GT1_RX_CTL).	
38h	REG0F71	7:0	Default : 0x00 Access : RO, R/W	
(0F71h)	GPIO_PM_PAD_PS_56	7	GPIO_56's PAD PS.	
	GPIO_PM_PAD_PE_56	6	GPIO_56's PAD PE.	
	GPIO_PM_PAD_DRV1_56	5	GPIO_56's PAD DRV1.	
	GPIO_PM_PAD_DRV0_56	4	GPIO_56's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_56	1	GPIO_56's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_56	0	GPIO_56's FIQ final status for edge wake-up source.	



	Register (Bank = 0F)		Ţ	
Index (Absolute)	Mnemonic	Bit	Description	
39h	REG0F72	7:0	Default : 0x11	Access: RO, R/W, WO
(0F72h)	GPIO_PM_WK_FIQ_POL_57	7	GPIO_57's FIQ polarity for	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_57	6	GPIO_57's FIQ clear for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 57	5	GPIO_57's FIQ force for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_MASK_5 7	4	GPIO_57's FIQ mask for e	dge wake-up source.
	GPIO_PM_GLHRM_EN_57	3	GPIO_57's glitch remover	enable.
	GPIO_PM_IN_57	2	GPIO_57's input.	XX
	GPIO_PM_OUT_57	1	GPIO_57's output.	
	GPIO_PM_OEN_57	0	GPIO_57's output enable (	PAD_GT1_RX_D0).
39h	REG0F73	7:0	Default : 0x00	Access : RO, R/W
(0F73h)	GPIO_PM_PAD_PS_57	7	GPIO_57's PAD PS.	
	GPIO_PM_PAD_PE_57	6	GPIO_57's PAD PE.	
	GPIO_PM_PAD_DRV1_57	5	GPIO_57's PAD DRV1.	.0,
	GPIO_PM_PAD_DRV0_57	4	GPIO_57's PAD DRV0.	
	-0	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_57	1	GPIO_57's FIQ raw status	for edge wake-up source.
5	GPIO_PM_WK_FIQ_FINAL_S TATUS_57	0	GPIO_57's FIQ final status	for edge wake-up source.
3Ah	REG0F74	7:0	Default : 0x11	Access: RO, R/W, WO
(0F74h)	GPIO_PM_WK_FIQ_POL_58	7	GPIO_58's FIQ polarity for	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_58	6	GPIO_58's FIQ clear for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 58	5	GPIO_58's FIQ force for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_MASK_5	4	GPIO_58's FIQ mask for e	dge wake-up source.
	GPIO_PM_GLHRM_EN_58	3	GPIO_58's glitch remover	enable.
	GPIO_PM_IN_58	2	GPIO_58's input.	
	GPIO_PM_OUT_58	1	GPIO_58's output.	
	GPIO_PM_OEN_58	0	GPIO_58's output enable (	(PAD_GT1_RX_D1).
3Ah	REG0F75	7:0	Default : 0x00	Access : RO, R/W
(0F75h)	GPIO_PM_PAD_PS_58	7	GPIO_58's PAD PS.	



PM_GPIO I	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_PAD_PE_58	6	GPIO_58's PAD PE.	
	GPIO_PM_PAD_DRV1_58	5	GPIO_58's PAD DRV1.	
	GPIO_PM_PAD_DRV0_58	4	GPIO_58's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_58	1	GPIO_58's FIQ raw status fo	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_58	0	GPIO_58's FIQ final status fo	or edge wake-up source.
3Bh	REG0F76	7:0	Default: 0x11	Access: RO, R/W, WO
(0F76h)	GPIO_PM_WK_FIQ_POL_59	7	GPIO_59's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_59	6	GPIO_59's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 59	5	GPIO_59's FIQ force for edg	e wake-up source.
-	GPIO_PM_WK_FIQ_MASK_5	4	GPIO_59's FIQ mask for edg	e wake-up source.
	GPIO_PM_GLHRM_EN_59	3	GPIO_59's glitch remover en	able.
	GPIO_PM_IN_59	2 -	GPIO_59's input.	
	GPIO_PM_OUT_59	1	GPIO_59's output.	
• 0	GPIO_PM_OEN_59	0	GPIO_59's output enable (PA	AD_GT1_RX_D2).
3Bh	REG0F77	7:0	Default: 0x00	Access: RO, R/W
(0F77h)	GPIO_PM_PAD_PS_59	7	GPIO_59's PAD PS.	
	GPIO_PM_PAD_PE_59	6	GPIO_59's PAD PE.	
	GPIO_PM_PAD_DRV1_59	5	GPIO_59's PAD DRV1.	
	GPIO_PM_PAD_DRV0_59	4	GPIO_59's PAD DRV0.	
	- x X	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_59	1	GPIO_59's FIQ raw status fo	r edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_59	0	GPIO_59's FIQ final status fo	or edge wake-up source.
3Ch	REG0F78	7:0	Default : 0x11	Access : RO, R/W, WO
(0F78h)	GPIO_PM_WK_FIQ_POL_60	7	GPIO_60's FIQ polarity for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_CLR_60	6	GPIO_60's FIQ clear for edge	e wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 60	5	GPIO_60's FIQ force for edge	e wake-up source.



PM_GPIO F	Register (Bank = OF)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_MASK_6 0	4	GPIO_60's FIQ mask for edge	e wake-up source.
	GPIO_PM_GLHRM_EN_60	3	GPIO_60's glitch remover en	able.
	GPIO_PM_IN_60	2	GPIO_60's input.	
	GPIO_PM_OUT_60	1	GPIO_60's output.	
	GPIO_PM_OEN_60	0	GPIO_60's output enable (PA	D_GT1_RX_D3).
3Ch	REG0F79	7:0	Default: 0x00	Access: RO, R/W
(0F79h)	GPIO_PM_PAD_PS_60	7	GPIO_60's PAD PS.	- DV
	GPIO_PM_PAD_PE_60	6	GPIO_60's PAD PE.	
	GPIO_PM_PAD_DRV1_60	5	GPIO_60's PAD DRV1.	X - 1
	GPIO_PM_PAD_DRV0_60	4	GPIO_60's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_60		GPIO_60's FIQ raw status for	edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_60	0	GPIO_60's FIQ final status fo	r edge wake-up source.
3Dh	REG0F7A	7:0	Default : 0x11	Access : RO, R/W, WO
(0F7Ah)	GPIO_PM_WK_FIQ_POL_61	7	GPIO_61's FIQ polarity for ed	lge wake-up source.
C	GPIO_PM_WK_FIQ_CLR_61	6	GPIO_61's FIQ clear for edge	e wake-up source.
5	GPIO_PM_WK_FIQ_FORCE_ 61	5	GPIO_61's FIQ force for edge	e wake-up source.
	GPIO_PM_WK_FIQ_MASK_6	4	GPIO_61's FIQ mask for edge	e wake-up source.
	GPIO_PM_GLHRM_EN_61	3	GPIO_61's glitch remover en	able.
	GPIO_PM_IN_61	2	GPIO_61's input.	
	GPIO_PM_OUT_61	1	GPIO_61's output.	
•	GPIO_PM_OUT_61 GPIO_PM_OEN_61	1 0	GPIO_61's output.  GPIO_61's output enable (PA	.D_GT1_TX_CLK).
3Dh				D_GT1_TX_CLK).  Access: RO, R/W
3Dh (0F7Bh)	GPIO_PM_OEN_61	0	GPIO_61's output enable (PA	1
	GPIO_PM_OEN_61 REG0F7B	0 <b>7:0</b>	GPIO_61's output enable (PA	
	GPIO_PM_OEN_61  REG0F7B  GPIO_PM_PAD_PS_61	0 <b>7:0</b> 7	GPIO_61's output enable (PADefault: 0x00 GPIO_61's PAD PS.	
	GPIO_PM_OEN_61  REG0F7B  GPIO_PM_PAD_PS_61  GPIO_PM_PAD_PE_61	0 <b>7:0</b> 7 6	GPIO_61's output enable (PADefault : 0x00 GPIO_61's PAD PS. GPIO_61's PAD PE.	
	GPIO_PM_OEN_61  REG0F7B  GPIO_PM_PAD_PS_61  GPIO_PM_PAD_PE_61  GPIO_PM_PAD_DRV1_61	0 <b>7:0</b> 7 6 5	GPIO_61's output enable (PADefault: 0x00 GPIO_61's PAD PS. GPIO_61's PAD PE. GPIO_61's PAD DRV1.	



PM_GPIO	Register (Bank = 0F)	Г	
Index (Absolute)	Mnemonic	Bit	Description
	ATUS_61		
	GPIO_PM_WK_FIQ_FINAL_S TATUS_61	0	GPIO_61's FIQ final status for edge wake-up source.
3Eh	REG0F7C	7:0	Default: 0x11 Access: RO, R/W, WO
(0F7Ch)	GPIO_PM_WK_FIQ_POL_62	7	GPIO_62's FIQ polarity for edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_62	6	GPIO_62's FIQ clear for edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 62	5	GPIO_62's FIQ force for edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_6 2	4	GPIO_62's FIQ mask for edge wake-up source.
	GPIO_PM_GLHRM_EN_62	3	GPIO_62's glitch remover enable.
	GPIO_PM_IN_62	2	GPIO_62's input.
	GPIO_PM_OUT_62	1	GPIO_62's output.
	GPIO_PM_OEN_62	0	GPIO_62's output enable (PAD_GT1_TX_CTL).
3Eh	REG0F7D	7:0	Default : 0x00 Access : RO, R/W
	GPIO_PM_PAD_PS_62	7	GPIO_62's PAD PS.
	GPIO_PM_PAD_PE_62	6	GPIO_62's PAD PE.
	GPIO_PM_PAD_DRV1_62	5	GPIO_62's PAD DRV1.
	GPIO_PM_PAD_DRV0_62	4	GPIO_62's PAD DRV0.
6	<i>2</i> -/>,	3:2	Reserved.
	GPIO_PM_WK_FIQ_RAW_ST ATUS_62	1	GPIO_62's FIQ raw status for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_62	0	GPIO_62's FIQ final status for edge wake-up source.
3Fh	REG0F7E	7:0	Default: 0x11 Access: RO, R/W, WO
(OF7Eh)	GPIO_PM_WK_FIQ_POL_63	7	GPIO_63's FIQ polarity for edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_63	6	GPIO_63's FIQ clear for edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 63	5	GPIO_63's FIQ force for edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_6	4	GPIO_63's FIQ mask for edge wake-up source.
	GPIO_PM_GLHRM_EN_63	3	GPIO_63's glitch remover enable.
	GPIO_PM_IN_63	2	GPIO_63's input.
	GPIO_PM_OUT_63	1	GPIO_63's output.



Total C	Marana	<b>.</b>	Baraniania.	
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_OEN_63	0	GPIO_63's output enable (PAD_G	T1_TX_D0).
3Fh	REG0F7F	7:0	Default : 0x00 Acc	cess : RO, R/W
(OF7Fh)	GPIO_PM_PAD_PS_63	7	GPIO_63's PAD PS.	
	GPIO_PM_PAD_PE_63	6	GPIO_63's PAD PE.	
	GPIO_PM_PAD_DRV1_63	5	GPIO_63's PAD DRV1.	
	GPIO_PM_PAD_DRV0_63	4	GPIO_63's PAD DRV0.	
	-	3:2	Reserved.	AKL "
	GPIO_PM_WK_FIQ_RAW_ST ATUS_63	1	GPIO_63's FIQ raw status for edg	ge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_63	0	GPIO_63's FIQ final status for ed	ge wake-up source.
40h	REG0F80	7:0	Default : 0x11 Acc	cess : RO, R/W, WO
(0F80h)	GPIO_PM_WK_FIQ_POL_64	7	GPIO_64's FIQ polarity for edge v	wake-up source.
	GPIO_PM_WK_FIQ_CLR_64	6	GPIO_64's FIQ clear for edge wa	ke-up source.
	GPIO_PM_WK_FIQ_FORCE_	5	GPIO_64's FIQ force for edge wa	ke-up source.
	64		7,111	
	GPIO_PM_WK_FIQ_MASK_6 4	4	GPIO_64's FIQ mask for edge wa	ke-up source.
·. (	GPIO_PM_GLHRM_EN_64	3	GPIO_64's glitch remover enable.	
	GPIO_PM_IN_64	2	GPIO_64's input.	
	GPIO_PM_OUT_64	1	GPIO_64's output.	
	GPIO_PM_OEN_64	0	GPIO_64's output enable (PAD_G	ST1_TX_D1).
40h	REG0F81	7:0	Default : 0x00 Acc	cess : RO, R/W
(0F81h)	GPIO_PM_PAD_PS_64	7	GPIO_64's PAD PS.	
	GPIO_PM_PAD_PE_64	6	GPIO_64's PAD PE.	
•	GPIO_PM_PAD_DRV1_64	5	GPIO_64's PAD DRV1.	
-	GPIO_PM_PAD_DRV0_64	4	GPIO_64's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_64	1	GPIO_64's FIQ raw status for edo	ge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_64	0	GPIO_64's FIQ final status for ed	ge wake-up source.
41h	REG0F82	7:0	Default : 0x11 Acc	cess : RO, R/W, WO
(0F82h)	GPIO_PM_WK_FIQ_POL_65	7	GPIO_65's FIQ polarity for edge v	



	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_CLR_65	6	GPIO_65's FIQ clear for 6	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 65	5	GPIO_65's FIQ force for	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_6 5	4	GPIO_65's FIQ mask for	edge wake-up source.
	GPIO_PM_GLHRM_EN_65	3	GPIO_65's glitch remove	r enable.
	GPIO_PM_IN_65	2	GPIO_65's input.	
	GPIO_PM_OUT_65	1	GPIO_65's output.	
	GPIO_PM_OEN_65	0	GPIO_65's output enable	(PAD_GT1_TX_D2).
41h	REG0F83	7:0	Default: 0x00	Access : RO, R/W
(0F83h)	GPIO_PM_PAD_PS_65	7	GPIO_65's PAD PS.	
	GPIO_PM_PAD_PE_65	6	GPIO_65's PAD PE.	
	GPIO_PM_PAD_DRV1_65	5	GPIO_65's PAD DRV1.	
	GPIO_PM_PAD_DRV0_65	4	GPIO_65's PAD DRV0.	
	-	3:2	Reserved.	<i>20</i> ,
	GPIO_PM_WK_FIQ_RAW_ST ATUS_65	1	GPIO_65's FIQ raw statu	s for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_65	0	GPIO_65's FIQ final statu	ıs for edge wake-up source.
<b>42</b> h	REG0F84	7:0	Default: 0x11	Access: RO, R/W, WO
(0F84h)	GPIO_PM_WK_FIQ_POL_66	7	GPIO_66's FIQ polarity fo	or edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_66	6	GPIO_66's FIQ clear for 6	edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 66	5	GPIO_66's FIQ force for	edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_6	4	GPIO_66's FIQ mask for	edge wake-up source.
	GPIO_PM_GLHRM_EN_66	3	GPIO_66's glitch remove	r enable.
	GPIO_PM_IN_66	2	GPIO_66's input.	
	GPIO_PM_OUT_66	1	GPIO_66's output.	
	GPIO_PM_OEN_66	0	GPIO_66's output enable	(PAD_GT1_TX_D3).
42h	REG0F85	7:0	Default : 0x00	Access : RO, R/W
(0F85h)	GPIO_PM_PAD_PS_66	7	GPIO_66's PAD PS.	
	GPIO_PM_PAD_PE_66	6	GPIO_66's PAD PE.	
	GPIO_PM_PAD_DRV1_66	5	GPIO_66's PAD DRV1.	·



PM_GPIO F	Register (Bank = 0F)		
Index (Absolute)	Mnemonic	Bit	Description
	GPIO_PM_PAD_DRV0_66	4	GPIO_66's PAD DRV0.
	-	3:2	Reserved.
	GPIO_PM_WK_FIQ_RAW_ST ATUS_66	1	GPIO_66's FIQ raw status for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_66	0	GPIO_66's FIQ final status for edge wake-up source.
43h	REG0F86	7:0	Default: 0x11 Access: RO, R/W, WO
(0F86h)	GPIO_PM_WK_FIQ_POL_67	7	GPIO_67's FIQ polarity for edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_67	6	GPIO_67's FIQ clear for edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 67	5	GPIO_67's FIQ force for edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_6 7	4	GPIO_67's FIQ mask for edge wake-up source.
	GPIO_PM_GLHRM_EN_67	3	GPIO_67's glitch remover enable.
	GPIO_PM_IN_67	2	GPIO_67's input.
	GPIO_PM_OUT_67	1	GPIO_67's output.
	GPIO_PM_OEN_67	0 -	GPIO_67's output enable (PAD_PM_HDMI_CEC).
43h	REG0F87	7:0	Default: 0x00 Access: RO, R/W
(0F87h)	GPIO_PM_PAD_PS_67	7	GPIO_67's PAD PS.
	GPIO_PM_PAD_PE_67	6	GPIO_67's PAD PE.
9	GPIO_PM_PAD_DRV1_67	5	GPIO_67's PAD DRV1.
	GPIO_PM_PAD_DRV0_67	4	GPIO_67's PAD DRV0.
	-	3:2	Reserved.
	GPIO_PM_WK_FIQ_RAW_ST ATUS_67	1	GPIO_67's FIQ raw status for edge wake-up source.
	GPIO_PM_WK_FIQ_FINAL_S TATUS_67	0	GPIO_67's FIQ final status for edge wake-up source.
44h	REG0F88	7:0	Default: 0x11 Access: RO, R/W, WO
(0F88h)	GPIO_PM_WK_FIQ_POL_68	7	GPIO_68's FIQ polarity for edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_68	6	GPIO_68's FIQ clear for edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 68	5	GPIO_68's FIQ force for edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_6 8	4	GPIO_68's FIQ mask for edge wake-up source.
	GPIO_PM_GLHRM_EN_68	3	GPIO_68's glitch remover enable.



Index	Mnemonic	Bit	Description	
(Absolute)		Dic	Description	
	GPIO_PM_IN_68	2	GPIO_68's input.	
	GPIO_PM_OUT_68	1	GPIO_68's output.	
	GPIO_PM_OEN_68	0	GPIO_68's output enable (PAD_PM_SPI_WPZ).	
44h	REG0F89	7:0	Default: 0x00 Access: RO, R/W	
(0F89h)	GPIO_PM_PAD_PS_68	7	GPIO_68's PAD PS.	
	GPIO_PM_PAD_PE_68	6	GPIO_68's PAD PE.	
	GPIO_PM_PAD_DRV1_68	5	GPIO_68's PAD DRV1.	
	GPIO_PM_PAD_DRV0_68	4	GPIO_68's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_68	1	GPIO_68's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_68	0	GPIO_68's FIQ final status for edge wake-up source.	
45h	REG0F8A	7:0	Default: 0x11 Access: RO, R/W, WO	
(	GPIO_PM_WK_FIQ_POL_69	7	GPIO_69's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_69	6	GPIO_69's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 69	5	GPIO_69's FIQ force for edge wake-up source.	
CiC	GPIO_PM_WK_FIQ_MASK_6 9	4	GPIO_69's FIQ mask for edge wake-up source.	
9	GPIO_PM_GLHRM_EN_69	3	GPIO_69's glitch remover enable.	
	GPIO_PM_IN_69	2	GPIO_69's input.	
	GPIO_PM_OUT_69	1	GPIO_69's output.	
	GPIO_PM_OEN_69	0	GPIO_69's output enable (PAD_PM_SPI_HOLDZ).	
45h	REG0F8B	7:0	Default : 0x00 Access : RO, R/W	
(0F8Bh)	GPIO_PM_PAD_PS_69	7	GPIO_69's PAD PS.	
-	GPIO_PM_PAD_PE_69	6	GPIO_69's PAD PE.	
	GPIO_PM_PAD_DRV1_69	5	GPIO_69's PAD DRV1.	
	GPIO_PM_PAD_DRV0_69	4	GPIO_69's PAD DRV0.	
	-	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_69	1	GPIO_69's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_69	0	GPIO_69's FIQ final status for edge wake-up source.	



rm_drio	Register (Bank = 0F)	+	r	
Index (Absolute)	Mnemonic	Bit	Description	
46h	REG0F8C	7:0	Default : 0x11	Access: RO, R/W, WO
(0F8Ch)	GPIO_PM_WK_FIQ_POL_70	7	GPIO_70's FIQ polarity for	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_70	6	GPIO_70's FIQ clear for ed	lge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 70	5	GPIO_70's FIQ force for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_MASK_7 0	4	GPIO_70's FIQ mask for ed	dge wake-up source.
	GPIO_PM_GLHRM_EN_70	3	GPIO_70's glitch remover	enable.
	GPIO_PM_IN_70	2	GPIO_70's input.	XX
	GPIO_PM_OUT_70	1	GPIO_70's output.	
	GPIO_PM_OEN_70	0	GPIO_70's output enable (	PAD_PM_SPI_RSTZ).
46h	REG0F8D	7:0	Default : 0x00	Access : RO, R/W
(0F8Dh)	GPIO_PM_PAD_PS_70	7	GPIO_70's PAD PS.	
	GPIO_PM_PAD_PE_70	6	GPIO_70's PAD PE.	
	GPIO_PM_PAD_DRV1_70	5	GPIO_70's PAD DRV1.	(7)
	GPIO_PM_PAD_DRV0_70	4	GPIO_70's PAD DRV0.	
	70	3:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_70	1	GPIO_70's FIQ raw status	for edge wake-up source.
9	GPIO_PM_WK_FIQ_FINAL_S TATUS_70	0	GPIO_70's FIQ final status	for edge wake-up source.
47h	REG0F8E	7:0	Default: 0x11	Access: RO, R/W, WO
(OF8Eh)	GPIO_PM_WK_FIQ_POL_71	7	GPIO_71's FIQ polarity for	edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_71	6	GPIO_71's FIQ clear for ed	lge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 71	5	GPIO_71's FIQ force for ed	dge wake-up source.
	GPIO_PM_WK_FIQ_MASK_7	4	GPIO_71's FIQ mask for ed	dge wake-up source.
	GPIO_PM_GLHRM_EN_71	3	GPIO_71's glitch remover	enable.
	GPIO_PM_IN_71	2	GPIO_71's input.	
	GPIO_PM_OUT_71	1	GPIO_71's output.	
	GPIO_PM_OEN_71	0	GPIO_71's output enable (	PAD_PM_SD_CDZ).
47h	REG0F8F	7:0	Default : 0x00	Access : RO
(0F8Fh)	_	7:2	Reserved.	·



0. 10 .	Register (Bank = 0F)	ſ	<u> </u>	
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_71	1	GPIO_71's FIQ raw status for edge wake-up source.	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_71	0	GPIO_71's FIQ final status for edge wake-up source.	
48h	REG0F90	7:0	Default : 0x11 Access : RO, R/W, WO	
(0F90h)	GPIO_PM_WK_FIQ_POL_72	7	GPIO_72's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_72	6	GPIO_72's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 72	5	GPIO_72's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_7	4	GPIO_72's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_72	3	GPIO_72's glitch remover enable.	
	GPIO_PM_IN_72	2	GPIO_72's input.	
	GPIO_PM_OUT_72	1	GPIO_72's output.	
	GPIO_PM_OEN_72	0	GPIO_72's output enable (PAD_VID0).	
48h	REG0F91	7:0	Default : 0x00 Access : RO	
(0F91h)	- ~ 0	7:2	Reserved.	
	GPIO_PM_WK_FIQ_RAW_ST ATUS_72	1	GPIO_72's FIQ raw status for edge wake-up source.	
5	GPIO_PM_WK_FIQ_FINAL_S TATUS_72	0	GPIO_72's FIQ final status for edge wake-up source.	
49h	REG0F92	7:0	Default: 0x11 Access: RO, R/W, WO	
(0F92h)	GPIO_PM_WK_FIQ_POL_73	7	GPIO_73's FIQ polarity for edge wake-up source.	
	GPIO_PM_WK_FIQ_CLR_73	6	GPIO_73's FIQ clear for edge wake-up source.	
	GPIO_PM_WK_FIQ_FORCE_ 73	5	GPIO_73's FIQ force for edge wake-up source.	
	GPIO_PM_WK_FIQ_MASK_7	4	GPIO_73's FIQ mask for edge wake-up source.	
	GPIO_PM_GLHRM_EN_73	3	GPIO_73's glitch remover enable.	
	GPIO_PM_IN_73	2	GPIO_73's input.	
	GPIO_PM_OUT_73	1	GPIO_73's output.	
	i	0	GPIO_73's output enable (PAD_VID1).	
	GPIO_PM_OEN_73	U	0/10_/33 0dcpdc chable (///b_v1b1).	
49h	GPIO_PM_OEN_73  REG0F93	<b>7:0</b>	Default : 0x00 Access : RO	
49h (0F93h)			`   `	



Index	Mnemonic	Bit	Description
(Absolute)		Dic	Description
	ATUS_73		
	GPIO_PM_WK_FIQ_FINAL_S TATUS_73	0	GPIO_73's FIQ final status for edge wake-up source.
4Ah	REG0F94	7:0	Default: 0x11 Access: RO, R/W, WO
(0F94h)	GPIO_PM_WK_FIQ_POL_74	7	GPIO_74's FIQ polarity for edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_74	6	GPIO_74's FIQ clear for edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 74	5	GPIO_74's FIQ force for edge wake-up source.
	GPIO_PM_WK_FIQ_MASK_7	4	GPIO_74's FIQ mask for edge wake-up source.
	GPIO_PM_GLHRM_EN_74	3	GPIO_74's glitch remover enable.
	GPIO_PM_IN_74	2	GPIO_74's input.
	GPIO_PM_OUT_74	1	GPIO_74's output.
	GPIO_PM_OEN_74	0	GPIO_74's output enable (PAD_LED0).
4Ah	REG0F95	7:0	Default: 0x00 Access: RO
	- 07	7:2	Reserved.
	GPIO_PM_WK_FIQ_RAW_ST ATUS_74	1	GPIO_74's FIQ raw status for edge wake-up source.
CiC	GPIO_PM_WK_FIQ_FINAL_S TATUS_74	0	GPIO_74's FIQ final status for edge wake-up source.
4Bh	REG0F96	7:0	Default: 0x11 Access: RO, R/W, WO
(0F96h)	GPIO_PM_WK_FIQ_POL_75	7	GPIO_75's FIQ polarity for edge wake-up source.
	GPIO_PM_WK_FIQ_CLR_75	6	GPIO_75's FIQ clear for edge wake-up source.
	GPIO_PM_WK_FIQ_FORCE_ 75	5	GPIO_75's FIQ force for edge wake-up source.
<b>-</b>	GPIO_PM_WK_FIQ_MASK_7 5	4	GPIO_75's FIQ mask for edge wake-up source.
	GPIO_PM_GLHRM_EN_75	3	GPIO_75's glitch remover enable.
	GPIO_PM_IN_75	2	GPIO_75's input.
	GPIO_PM_OUT_75	1	GPIO_75's output.
	1	0	GPIO_75's output enable (PAD_LED1).
	GPIO_PM_OEN_75	U	
4Bh	GPIO_PM_OEN_75  REG0F97	7:0	Default: 0x00 Access: RO
4Bh (0F97h)			Default: 0x00 Access: RO Reserved.



PM_GPIO	Register (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_PM_WK_FIQ_FINAL_S TATUS_75	0	GPIO_75's FIQ final status for edge wake	e-up source.
7Eh	REG0FFC	7:0	Default : 0x00 Access : R	k/W
(0FFCh)	RESERVE5[7:0]	7:0	RESERVE5 (for HW ECO ONLY). [1:0]: for GCR_PWRGD_LVL_H. [15:2]: reserved.	
7Eh	REG0FFD	7:0	Default: 0x00 Access: R	/w
(0FFDh)	RESERVE5[15:8]	7:0	See description of '0FFCh'.	
7Fh	REG0FFE	7:0	Default : 0xFF Access : R	/W
(OFFEh)	RESERVE6[7:0]	7:0	RESERVE6 (for HW ECO ONLY).	
7Fh	REGOFFF	7:0	Default : 0xFF Access : R	z/W
(OFFFh)	RESERVE6[15:8]	7:0	See description of '0FFEh'.	

## PM\_SAR Register (Bank = 14)

PM_SAR R	egister (Bank = 14)	ı		
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1400	7:0	Default: 0x40	Access : R/W
(1400h)	SAR_START	7	SAR start signal.	
	SAR_PD	6	SAR digital power down.	
	SAR_MODE	5	Select SAR digital operation of the contract o	mode.
•	SINGLE	4	Enable SINGLE channel mod 0: Disable. 1: Enable.	e.
	KEYPAD_LEVEL	3	Level of keypad.	
	SAR_SINGLE_CH[2:0]	2:0	Select channel for single cha	nnel mode.
00h	REG1401	7:0	Default: 0x09	Access : R/W
(1401h)	-	7:4	Reserved.	
	SAR_8CH_EN	3	1: SAR 8 channel. 0: SAR 4 channel.	
	SAR_SEL	2	SAR selection.	



PM_SAR R	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
	SAR_FREERUN	1	SAR atop freerun mode. 0: Controlled by digital (defa 1: Freerun.	ult).
	SARADC_PD	0	SAR atop power down. 1: Power down. 0: Enable SAR atop.	
01h	REG1402	7:0	Default: 0x00	Access : R/W
(1402h)	CKSAMP_PRD[7:0]	7:0	CKSAMP_PRD.	
02h	REG1404	7:0	Default: 0x00	Access : R/W
(1404h)	-	7:3	Reserved.	
	GCR_SAR_CH8_MUXSEL[2:0]	2:0	SAR CH8 input MUX selection	1.
02h	REG1405	7:0	Default: 0x00	Access: R/W
(1405h)	-	7:1	Reserved.	
	GCR_SAR_CH8_EN	0	0: SAR channel = CH0~CH7 1: SAR channel = CH8.	decided by GCR_SAR_CHSEL.
10h	REG1420	7:0	Default : 0x00	Access : R/W
(1420h)	PM_DMY[7:0]	7:0	17 . U	
11h	REG1422	7:0	Default : 0x3F	Access : R/W
(1422h)	-	7:6	Reserved.	
5	SAR_AISEL[5:0]	5:0	Pad GPIO/Ain switch: 1: Analog input. 0: GPIO.	
11h	REG1423	7:0	Default : 0x3F	Access : R/W
(1423h)	- 11111	7:6	Reserved.	
▼ .	OEN_SAR_GPIO[5:0]	5:0	Output enable for GPIO pad. 0: Enable. 1: Disable.	
12h	REG1424	7:0	Default : 0x00	Access : R/W
(1424h)	-	7:6	Reserved.	
	I_SAR_GPIO[5:0]	5:0	Output data for GPIO pad.	
12h	REG1425	7:0	Default : 0x00	Access : RO
		7:6	Reserved.	
(1425h)	-	7.0		
(1425h)	C_SAR_GPIO[5:0]	5:0	Input data for GPIO pad.	



PM_SAR Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
(1426h)	SAR_TEST[7:0]	7:0	SAR ADC test mode control.	
13h	REG1427	7:0	Default : 0x00	Access : R/W
(1427h)	-	7:2	Reserved.	
	SAR_TEST[9:8]	1:0	See description of '1426h'.	
14h	REG1428	7:0	Default : 0xFF	Access : R/W
(1428h)	SAR_INT_MASK[7:0]	7:0	Interrupt mask for sar_int.  0: Enable.  1: Disable.	
14h	REG1429	7:0	Default: 0x01	Access : R/W
(1429h)	-	7:1	Reserved.	
	SAR_INT_MASK[8]	0	See description of '1428h'.	
15h	REG142A	7:0	Default : 0x00	Access : WO
(142Ah)	SAR_INT_CLR[7:0]	7:0	Interrupt clear for sar_int.	
15h	REG142B	7:0	Default: 0x00	Access : WO
(142Bh)	-	7:1	Reserved.	<b>7</b> ,
	SAR_INT_CLR[8]	0	See description of '142Ah'.	
16h	REG142C	7:0	Default : 0x00	Access : R/W
(142Ch)	SAR_INT_FORCE[7:0]	7:0	Force interrupt for sar_int.	
16h	REG142D	7:0	Default : 0x00	Access : R/W
(142Dh)		7:1	Reserved.	
	SAR_INT_FORCE[8]	0	See description of '142Ch'.	
17h	REG142E	7:0	Default : 0x00	Access : RO
(142Eh)	SAR_INT_STATUS[7:0]	7:0	Status of sar_int.	
17h	REG142F	7:0	Default : 0x00	Access : RO
(142Fh)	-/ <del>-</del> / <del>-</del> / <del>-</del> /	7:1	Reserved.	
<	SAR_INT_STATUS[8]	0	See description of '142Eh'.	<b>.</b>
18h	REG1430	7:0	Default : 0x00	Access : RO
(1430h)	-	7:2	Reserved.	
	SAR_RDY	1	SAR ready signal.	
	CMP_OUT	0	SAR compare out signal.	
19h	REG1432	7:0	Default : 0x1F	Access : R/W
(1432h)	SAR_CH8_REF_V_SEL	7	Channel 8 reference voltage	select (0: 2.0V, 1: 3.3V).
	SAR_CH7_REF_V_SEL	6	Channel 7 reference voltage	select (0: 2.0V, 1: 3.3V).



PM_SAR Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
	SAR_CH6_REF_V_SEL	5	Channel 6 reference voltage	select (0: 2.0V, 1: 3.3V).
	SAR_CH5_REF_V_SEL	4	Channel 5 reference voltage	select (0: 2.0V, 1: 3.3V).
	SAR_CH4_REF_V_SEL	3	Channel 4 reference voltage	select (0: 2.0V, 1: 3.3V).
	SAR_CH3_REF_V_SEL	2	Channel 3 reference voltage	select (0: 2.0V, 1: 3.3V).
	SAR_CH2_REF_V_SEL	1	Channel 2 reference voltage	select (0: 2.0V, 1: 3.3V).
	SAR_CH1_REF_V_SEL	0	Channel 1 reference voltage	select (0: 2.0V, 1: 3.3V).
20h	REG1440	7:0	Default: 0x00	Access : R/W
(1440h)	SAR_CH1_UPB[7:0]	7:0	Channel 1 upper bound.	
20h	REG1441	7:0	Default : 0x00	Access : R/W
(1441h)	-	7:2	Reserved.	
	SAR_CH1_UPB[9:8]	1:0	See description of '1440h'.	
21h	REG1442	7:0	Default : 0x00	Access: R/W
(1442h)	SAR_CH2_UPB[7:0]	7:0	Channel 2 upper bound.	
21h	REG1443	7:0	Default: 0x00	Access : R/W
(1443h)	-	7:2	Reserved.	
	SAR_CH2_UPB[9:8]	1:0	See description of '1442h'.	
22h	REG1444	7:0	Default : 0x00	Access : R/W
(1444h)	SAR_CH3_UPB[7:0]	7:0	Channel 3 upper bound.	
22h	REG1445	7:0	Default: 0x00	Access : R/W
(1445h)	-	7:2	Reserved.	
	SAR_CH3_UPB[9:8]	1:0	See description of '1444h'.	
23h	REG1446	7:0	Default : 0x00	Access : R/W
(1446h)	SAR_CH4_UPB[7:0]	7:0	Channel 4 upper bound.	
23h	REG1447	7:0	Default : 0x00	Access : R/W
(1447h)		7:2	Reserved.	
	SAR_CH4_UPB[9:8]	1:0	See description of '1446h'.	
24h	REG1448	7:0	Default : 0x00	Access : R/W
(1448h)	SAR_CH5_UPB[7:0]	7:0	Channel 5 upper bound.	
24h	REG1449	7:0	Default : 0x00	Access : R/W
(1449h)	-	7:2	Reserved.	
	SAR_CH5_UPB[9:8]	1:0	See description of '1448h'.	1
25h	REG144A	7:0	Default : 0x00	Access : R/W
(144Ah)	SAR_CH6_UPB[7:0]	7:0	Channel 6 upper bound.	



PM_SAR Re	egister (Bank = 14)		,	
Index (Absolute)	Mnemonic	Bit	Description	
25h	REG144B	7:0	Default : 0x00	Access : R/W
(144Bh)	-	7:2	Reserved.	
	SAR_CH6_UPB[9:8]	1:0	See description of '144Ah'.	
26h	REG144C	7:0	Default : 0x00	Access : R/W
(144Ch)	SAR_CH7_UPB[7:0]	7:0	Channel 7 upper bound.	
26h	REG144D	7:0	Default: 0x00	Access : R/W
(144Dh)	-	7:2	Reserved.	
	SAR_CH7_UPB[9:8]	1:0	See description of '144Ch'.	
27h	REG144E	7:0	Default : 0x00	Access : R/W
(144Eh)	SAR_CH8_UPB[7:0]	7:0	Channel 8 upper bound.	177
27h	REG144F	7:0	Default : 0x00	Access : R/W
(144Fh)	-	7:2	Reserved.	
	SAR_CH8_UPB[9:8]	1:0	See description of '144Eh'.	<u> </u>
(4.4601.)	REG1460	7:0	Default: 0x00	Access : R/W
	SAR_CH1_LOB[7:0]	7:0	Channel 1 lower bound.	<b>O</b>
30h	REG1461	7:0	Default : 0x00	Access : R/W
(1461h)		7:2	Reserved.	
	SAR_CH1_LOB[9:8]	1:0	See description of '1460h'.	
31h	REG1462	7:0	Default: 0x00	Access : R/W
(1462h)	SAR_CH2_LOB[7:0]	7:0	Channel 2 lower bound.	1
31h	REG1463	7:0	Default : 0x00	Access : R/W
(1463h)	-	7:2	Reserved.	
	SAR_CH2_LOB[9:8]	1:0	See description of '1462h'.	
32h	REG1464	7:0	Default : 0x00	Access : R/W
(1464h)	SAR_CH3_LOB[7:0]	7:0	Channel 3 lower bound.	
32h	REG1465	7:0	Default : 0x00	Access : R/W
(1465h)		7:2	Reserved.	
	SAR_CH3_LOB[9:8]	1:0	See description of '1464h'.	
33h	REG1466	7:0	Default : 0x00	Access : R/W
(1466h)	SAR_CH4_LOB[7:0]	7:0	Channel 4 lower bound.	1
33h	REG1467	7:0	Default : 0x00	Access : R/W
(1467h)	-	7:2	Reserved.	
	SAR_CH4_LOB[9:8]	1:0	See description of '1466h'.	



PM_SAR R	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
34h	REG1468	7:0	Default : 0x00	Access : R/W
(1468h)	SAR_CH5_LOB[7:0]	7:0	Channel 5 lower bound.	<b>,</b>
34h	REG1469	7:0	Default : 0x00	Access : R/W
(1469h)	-	7:2	Reserved.	
	SAR_CH5_LOB[9:8]	1:0	See description of '1468h'.	
35h	REG146A	7:0	Default: 0x00	Access : R/W
(146Ah)	SAR_CH6_LOB[7:0]	7:0	Channel 6 lower bound.	
35h	REG146B	7:0	Default: 0x00	Access : R/W
(146Bh)	-	7:2	Reserved.	
	SAR_CH6_LOB[9:8]	1:0	See description of '146Ah'.	
36h	REG146C	7:0	Default : 0x00	Access : R/W
(146Ch)	SAR_CH7_LOB[7:0]	7:0	Channel 7 lower bound.	
36h	REG146D	7:0	Default : 0x00	Access : R/W
(146Dh)	- X O'	7:2	Reserved.	
	SAR_CH7_LOB[9:8]	1:0	See description of '146Ch'.	
37h	REG146E	7:0	Default : 0x00	Access : R/W
(146Eh)	SAR_CH8_LOB[7:0]	7:0	Channel 8 lower bound.	
37h	REG146F	7:0	Default : 0x00	Access : R/W
(146Fh)		7:2	Reserved.	
<b>9</b> ,	SAR_CH8_LOB[9:8]	1:0	See description of '146Eh'.	
40h	REG1480	7:0	Default: 0x00	Access : RO
(1480h)	SAR_ADC_CH1_DATA[7:0]	7:0	SAR ADC output 1.	
40h	REG1481	7:0	Default: 0x00	Access : RO
(1481h)	- , X	7:2	Reserved.	
	SAR_ADC_CH1_DATA[9:8]	1:0	See description of '1480h'.	
41h	REG1482	7:0	Default : 0x00	Access : RO
(1482h)	SAR_ADC_CH2_DATA[7:0]	7:0	SAR ADC output 2.	
41h	REG1483	7:0	Default : 0x00	Access : RO
(1483h)	-	7:2	Reserved.	
	SAR_ADC_CH2_DATA[9:8]	1:0	See description of '1482h'.	
42h	REG1484	7:0	Default : 0x00	Access : RO
(1484h)	SAR_ADC_CH3_DATA[7:0]	7:0	SAR ADC output 3.	
42h	REG1485	7:0	Default : 0x00	Access : RO



PM_SAR Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
(1485h)	-	7:2	Reserved.	
	SAR_ADC_CH3_DATA[9:8]	1:0	See description of '1484h'.	
43h	REG1486	7:0	Default : 0x00	Access : RO
(1486h)	SAR_ADC_CH4_DATA[7:0]	7:0	SAR ADC output 4.	
43h	REG1487	7:0	Default : 0x00	Access : RO
(1487h)	-	7:2	Reserved.	
	SAR_ADC_CH4_DATA[9:8]	1:0	See description of '1486h'.	
44h	REG1488	7:0	Default: 0x00	Access : RO
(1488h)	SAR_ADC_CH5_DATA[7:0]	7:0	SAR ADC output 5.	
44h	REG1489	7:0	Default : 0x00	Access : RO
(1489h)	-	7:2	Reserved.	
	SAR_ADC_CH5_DATA[9:8]	1:0	See description of '1488h'.	
45h	REG148A	7:0	Default : 0x00	Access : RO
(148Ah)	SAR_ADC_CH6_DATA[7:0]	7:0	SAR ADC output 6.	
45h	REG148B	7:0	Default: 0x00	Access : RO
(148Bh)	-	7:2	Reserved.	
	SAR_ADC_CH6_DATA[9:8]	1:0	See description of '148Ah'.	
46h	REG148C	7:0	Default : 0x00	Access : RO
(148Ch)	SAR_ADC_CH7_DATA[7:0]	7:0	SAR ADC output 7.	
46h	REG148D	7:0	Default: 0x00	Access : RO
(148Dh)	-	7:2	Reserved.	
	SAR_ADC_CH7_DATA[9:8]	1:0	See description of '148Ch'.	
47h	REG148E	7:0	Default : 0x00	Access : RO
(148Eh)	SAR_ADC_CH8_DATA[7:0]	7:0	SAR ADC output 8.	
47h	REG148F	7:0	Default : 0x00	Access : RO
(148Fh)		7:2	Reserved.	
	SAR_ADC_CH8_DATA[9:8]	1:0	See description of '148Eh'.	
50h	REG14A0	7:0	Default : 0x0C	Access: R/W
(14A0h)	SMCARD_INT_TIME_CNT_H[ 3:0]	7:4	Smcard power_good interrup	ot time count for high pulse.
	SMCARD_INT_LEVEL	3	Select smcard power_good in 1'b0: active low. 1'b1: active high.	nterrupt level.
	SMCARD_INT_SEL[2:0]	2:0	Select smcard power_good i	nterrupt from:



PM_SAR Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
			3'b000: channel 1. 3'b001: channel 2. 3'b010: channel 3. 3'b011: channel 4. 3'b100: VPLUG_IN_PWRGD of pm_sar_atop.	
50h	REG14A1	7:0	Default : 0x00 Access : RO, R/W	
(14A1h)	-	7	Reserved.	
	SMCARD_INT	6	Smcard power_good post interrupt time.	
	SMCARD_INT_PULSE	5	Smcard power_good pre interrupt time count.	
	SMCARD_INT_TIME_CNT_E N	4	Smcard power_good interrupt time count enable.	
	SMCARD_INT_TIME_CNT_L[ 3:0]	3:0	Smcard power_good interrupt time count for low pulse.	
51h	REG14A2	7:0	Default : 0x0C Access : R/W	
<u>:</u> !	FCIE_INT_TIME_CNT_H[3:0]	7:4	Fcie power_good interrupt time count for high pulse.	
	FCIE_INT_LEVEL	3	Select fcie power_good interrupt level. 1'b0: active low. 1'b1: active high.	
	FCIE_INT_SEL[2:0]	2:0	Select fcie power_good interrupt from: 3'b000: channel 1. 3'b001: channel 2. 3'b010: channel 3. 3'b011: channel 4. 3'b100: VPLUG_IN_PWRGD of pm_sar_atop.	
51h	REG14A3	7:0	Default : 0x00 Access : RO, R/W	
(14A3h)	-1	7	Reserved.	
-	FCIE_INT	6	Fcie power_good post interrupt time.	
	FCIE_INT_PULSE	5	Fcie power_good pre interrupt time count.	
	FCIE_INT_TIME_CNT_EN	4	Fcie power_good interrupt time count enable.	
	FCIE_INT_TIME_CNT_L[3:0]	3:0	Fcie power_good interrupt time count for low pulse.	
60h	REG14C0	7:0	Default : 0x02 Access : R/W	
(14C0h)	-	7:3	Reserved.	
	SAR_INT_DIRECT2TOP_SEL[ 2:0]	2:0	Select sar_channel interrupt direct connection to intr_ctrl_top. 3'd0: channel 1.	



PM_SAR Register (Bank = 14)				
Index (Absolute)	Mnemonic	Bit	Description	
			3'd1: channel 2. 3'd2: channel 3. 3'd3: channel 4. 3'd4: channel 5. 3'd5: channel 6. 3'd6: channel 7. 3'd7: channel 8.	
70h	REG14E0	7:0	Default : 0x00	Access : RO
(14E0h)	-	7:4	Reserved.	
	TSEN_PROCESS_CODE[3:0]	3:0	Pm_sar_atop tsensor process	s code.

## PM\_SAR Register (Bank = 14)

PM_SAR Re	egister (Bank = 14)	40	
Index (Absolute)	Mnemonic	Bit	Description
00h	REG1401	7:0	Default : 0x00 Access : R/W, WO
(1401h)	~~	7	Reserved.
	SAR_LOAD_EN	6	Enable load SAR code.
~ (C		5	Reserved.
6	SAR_SW_RST	4	Software reset (active high) for sar_top.
	-	3:0	Reserved.

## QSPI Register (Bank = 17)

QSPI Regis	QSPI Register (Bank = 17)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG1700	7:0	Default: 0x00	Access: R/W		
(1700h)	MASK_GRANT[7:0]	7:0				
01h	REG1702	7:0	Default : 0x00	Access: R/W		
(1702h)	MASK_TIME_OUT_CTRL[7:0	7:0				
02h	REG1705	7:0	Default : 0x00	Access : RO		
(1705h)	MASK_TIME_OUT_STATUS[7	7:0				



QSPI Regis	ter (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
	:0]			
03h	REG1706	7:0	Default : 0x00	Access : R/W
(1706h)	MASK_TIME_OUT_LEN[7:0]	7:0	4.7	
03h	REG1707	7:0	Default : 0x00	Access : R/W
(1707h)	MASK_TIME_OUT_LEN[15:8]	7:0	See description of '1706h'.	x 117
04h	REG1708	7:0	Default: 0x00	Access : R/W
(1708h)	MASK_TIME_OUT_LEN[23:1 6]	7:0	See description of '1706h'.	
04h	REG1709	7:0	Default : 0x10	Access : R/W
(1709h)	MASK_TIME_OUT_LEN[31:2 4]	7:0	See description of '1706h'.	- 713
05h	REG170A	7:0	Default : 0x00	Access : RO
(170Ah)	MASK_TIME_OUT_CNT[7:0]	7:0		
05h	REG170B	7:0	Default : 0x00	Access : RO
(4700)	MASK_TIME_OUT_CNT[15:8	7:0	See description of '170Ah'.	
06h	REG170C	7:0	Default : 0x00	Access : RO
(170Ch)	MASK_TIME_OUT_CNT[23:1 6]	7:0	See description of '170Ah'.	
06h	REG170D	7:0	Default: 0x00	Access : RO
(17 <mark>0</mark> Dh)	MASK_TIME_OUT_CNT[31:2 4]	7:0	See description of '170Ah'.	
07h	REG170E	7:0	Default : 0x00	Access : R/W
(170Eh)	SPI_ARB_CTRL[7:0]	7:0	[0]: Non_pm_ack timeout_e	n.
07h	REG170F	7:0	Default : 0x00	Access : RO
(170Fh)	SPI_ARB_STATUS[7:0]	7:0	[0]: Reg_non_pm_ack timed	ut_flag.
08h	REG1710	7:0	Default : 0xFF	Access : R/W
(1710h)	NON_PM_ACK_TIMEOUT_LE N[7:0]	7:0		
08h	REG1711	7:0	Default : 0x01	Access : R/W
(1711h)	NON_PM_ACK_TIMEOUT_LE N[15:8]	7:0	See description of '1710h'.	
09h	REG1712	7:0	Default : 0x00	Access : RO
(1712h)	NON_PM_ACK_TIMEOUT_CN	7:0		



QSPI Regis	ter (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
	T[7:0]			
09h	REG1713	7:0	Default : 0x00	Access : RO
(1713h)	NON_PM_ACK_TIMEOUT_CN T[15:8]	7:0	See description of '1712h'.	
0Ah	REG1714	7:0	Default : 0x02	Access : R/W
(1714h)	SPI_SW_MODE[7:0]	7:0	[0]: CS SW mode enable. [1]: CS SW control 0: CS = 0, 1: CS = 1.	
40h	REG1780	7:0	Default : 0x04	Access : R/W
(1780h)	-	7:3	Reserved.	
	DELAY_TREE_SEL[2:0]	2:0	Value of the delay tree.	' ' '
50h	REG17A0	7:0	Default : 0x00	Access : R/W
(17A0h)	CMD_111_M0[7:0]	7:0	User-defined command for 1-1-1 normal read mode.	
50h	REG17A1	7:0	Default : 0x00	Access : R/W
	CMD_111_M1[7:0]	7:0	User-defined command for 1	-1-1 fast read mode.
	REG17A2	7:0	Default: 0x00	Access : R/W
(17A2h)	CMD_112[7:0]	7:0	User-defined command for 1	-1-2 read mode.
51h	REG17A3	7:0	Default : 0x00	Access : R/W
(17A3h)	CMD_122[7:0]	7:0	User-defined command for 1	-2-2 read mode.
52h	REG17A4	7:0	Default: 0x00	Access : R/W
(17A4h)	CMD_114[7:0]	7:0	User-defined command for 1	-1-4 read mode.
52h	REG17A5	7:0	Default : 0x00	Access : R/W
(17A5h)	CMD_144[7:0]	7:0	User-defined command for 1	-4-4 read mode.
53h	REG17A6	7:0	Default : 0x00	Access : R/W
(17A6h)	CMD_444_M0[7:0]	7:0	User-defined command for 4 cycle = 4).	-4-4 read mode (dummy
53h	REG17A7	7:0	Default : 0x00	Access : R/W
(17A7h)	CMD_444_M1[7:0]	7:0	User-defined command for 4 cycle = 6).	-4-4 read mode (dummy
54h	REG17A8	7:0	Default : 0x00	Access : R/W
(17A8h)	DUMMY_CYC_VAL[7:0]	7:0	User-defined dummy cycle value.	
54h	REG17A9	7:0	Default : 0x00	Access : R/W
(17A9h)	-	7:4	Reserved.	
	WRAP_VAL[3:0]	3:0	User-defined wrap value for	SPI NAND.



QSPI Regi	ster (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
58h	REG17B0	7:0	Default : 0x00	Access : R/W
(17B0h)	2_CMD_111_M0[7:0]	7:0	User-defined command for 1-1-1 normal read mode for CS1.	
58h	REG17B1	7:0	Default : 0x00	Access : R/W
(17B1h)	2_CMD_111_M1[7:0]	7:0	User-defined command for 1	-1-1 fast read mode for CS1.
59h	REG17B2	7:0	Default: 0x00	Access : R/W
(17B2h)	2_CMD_112[7:0]	7:0	User-defined command for 1	-1-2 read mode for CS1.
59h	REG17B3	7:0	Default: 0x00	Access : R/W
(17B3h)	2_CMD_122[7:0]	7:0	User-defined command for 1	-2-2 read mode for CS1.
5Ah	REG17B4	7:0	Default : 0x00	Access : R/W
(17B4h)	2_CMD_114[7:0]	7:0	User-defined command for 1	-1-4 read mode for CS1.
5Ah	REG17B5	7:0	Default : 0x00	Access: R/W
(17B5h)	2_CMD_144[7:0]	7:0	User-defined command for 1	-4-4 read mode for CS1.
	REG17B6	7:0	Default: 0x00	Access : R/W
(17B6h)	2_CMD_444_M0[7:0]	7:0	User-defined command for 4 (dummy cycle = 4).	-4-4 read mode for CS1
5Bh	REG17B7	7:0	Default: 0x00	Access : R/W
(17B7h)	2_CMD_444_M1[7:0]	7:0	User-defined command for 4 (dummy cycle = 6).	-4-4 read mode for CS1
5Ch	REG17B8	7:0	Default: 0x00	Access : R/W
(17B8h)	2_DUMMY_CYC_VAL[7:0]	7:0	User-defined dummy cycle v	alue for CS1.
5Ch	REG17B9	7:0	Default : 0x00	Access : R/W
(17B9h)	-	7:4	Reserved.	
	2_WRAP_VAL[3:0]	3:0	User-defined wrap value for	SPI NAND.
60h	REG17C0	7:0	Default : 0x00	Access : R/W
(17C0h)		7	Reserved.	
	SECOND_CKG_SPI[6:0]	6:0	Bit[3:0]: user-defined dumm Bit[4]: user-defined dummy 0: Disable. 1: Enable.	
60h	REG17C1	7:0	Default : 0x00	Access : R/W
(17C1h)	SECOND_CFG_QSPI[7:0]	7:0	Bit[8]: CMD_Bypass_Mode for Bit[11]: 3/4 byte address mode: 3-byte.  1: 4-byte.	



QSPI Regis	eter (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
61h	REG17C2	7:0	Default : 0x1A	Access : R/W
(17C2h)	SECOND_CSZ_SETUP[3:0]	7:4	CSZ setup time for CS1 (related 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	tive to SCK).
	SECOND_CSZ_HIGH[3:0]	3:0	CSZ deselect time for CS1 (S 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	CZ = high).
61h	REG17C3	7:0	Default : 0x01	Access : R/W
(17C3h)	-	7:4	Reserved.	
	SECOND_CSZ_HOLD[3:0]	3:0	CSZ hold time for CS1 (relative to SCK). 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
62h   (17C4h)	REG17C4	7:0	Default: 0x00	Access : R/W
	-	7:4	Reserved.	
Si <sup>Q</sup>	SECOND_MODE_SEL[3:0]	3:0	Second SPI model select for CS1.  0x0: Normal mode (1-1-1), (SPI command is 0x03).  0x1: Enable fast read mode (1-1-1), (SPI command is 0x0B).  0x2: Enable (1-1-2) mode, (SPI command is 0x3B).  0x3: Enable (1-2-2) mode, (SPI command is 0xBB).  0xa: Enable (1-1-4) mode, (SPI command is 0x6B).  0xb: Enable (1-4-4) mode, (SPI command is 0xEB).  0xc: Enable (4-4-4) mode with 4 dummy cycles, (SPI command is 0x0B).  0xd: Enable (4-4-4) mode with 6 dummy cycles, (SPI command is 0xEB).	
63h	REG17C6	7:0	Default : 0x00	Access : R/W
(17C6h)	SECOND_REPLACED_CMD[7: 0]	7:0	The second replaced command for CS1.	
64h	REG17C8	7:0	Default : 0x00	Access : R/W
(17C8h)	-	7:4	Reserved.	
	CLK_DIV_CNT_EN	3	SPI receive div. counter enal	ole.
	CLK_DIV_CNT_SEL[2:0]	2:0	SPI receive div. counter output mux select.	
66h	REG17CC	7:0	Default : 0xFF	Access : R/W



QSPI Regis	ster (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
(17CCh)	TIMEOUT_CNT_VALUE[7:0]	7:0	Timeout counter value.	
66h	REG17CD	7:0	Default : 0xFF	Access : R/W
(17CDh)	TIMEOUT_CNT_VALUE[15:8]	7:0	See description of '17CCh'.	
67h	REG17CE	7:0	Default : 0xFF	Access : R/W
(17CEh)	TIMEOUT_CNT_VALUE[23:1 6]	7:0	See description of '17CCh'.	117
67h	REG17CF	7:0	Default: 0x40	Access: R/W
(17CFh)	TIMEOUT_CNT_EN	7	Timeout counter enable.	- 15V
	TIMEOUT_CNT_RST	6	Timeout counter reset.	
	-	5:0	Reserved.	<b>X</b> 2
68h	REG17D0	7:0	Default : 0x00	Access : R/W
(17D0h)	CSZ_REPLACE_VAL[3:0]	7:4	CSZ signal replaced by regist B0: CS0 replace value. B1: CS1 replace value. B2: CS2 replace value. B3: CS3 replace value.	ei value.
ci <sup>C</sup>	CSZ_REPLACE_EN[3:0]	3:0	Enable function for CSZ signal value.  B0: CS0 replace enable.  B1: CS1 replace enable.  B2: CS2 replace enable.  B3: CS3 replace enable.	replacement by register
6Dh	REG17DA	7:0	Default : 0x1A	Access : R/W
(17DAh)	FSP_CSZ_SETUP[3:0]	7:4	CSZ setup time for FSP (relat 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
	FSP_CSZ_HIGH[3:0]	3:0	CSZ deselect time for FSP (Sr 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	CZ = high).
6Dh	REG17DB	7:0	Default: 0x01	Access : R/W
(17DBh)	-	7:4	Reserved.	
	FSP_CSZ_HOLD[3:0]	3:0	CSZ hold time for FSP (relative to SCK). 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	



QSPI Regis	eter (Bank = 17)				
Index (Absolute)	Mnemonic	Bit	Description		
6Eh	REG17DC	7:0	Default : 0x1A	Access : R/W	
(17DCh)	FSP2_CSZ_SETUP[3:0]	7:4	CSZ setup time for FSP2 (rel 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	ative to SCK).	
	FSP2_CSZ_HIGH[3:0]	3:0	CSZ deselect time for FSP2 (4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	SCZ = high).	
6Eh	REG17DD	7:0	Default : 0x01	Access : R/W	
(17DDh)	-	7:4	Reserved.		
	FSP2_CSZ_HOLD[3:0]	3:0	CSZ hold time for FSP2 (relative to SCK). 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.		
70h	REG17E0	7:0	Default: 0x00	Access : R/W	
(17E0h)	-	7	Reserved.		
Sign	CKG_SPI[6:0]	6:0	Bit[3:0]: user-defined dummy cycle number.  Bit[4]: user-defined dummy cycle mode enable 0: Disable. 1: Enable. Bit[5]: Force to disable address continue at FSI 0: Disable.		
70h	REG17E1	7:0	Default : 0x00	Access : R/W	
(17E1h)	CFG_QSPI[7:0]	7:0	Bit[8]: CMD_Bypass_Mode. Bit[9]: disable address continuit Bit[10]: wait FSP done. Bit[11]: 3/4 byte address mode: 3-byte. 1: 4-byte.	nue.	
71h	REG17E2	7:0	Default : 0x1A	Access : R/W	
(17E2h)	CSZ_SETUP[3:0]	7:4	CSZ setup time (relative to S 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	SCK).	
	CSZ_HIGH[3:0]	3:0	CSZ deselect time (SCZ = high 4'h0: 1 SPI clock cycle.	gh).	



QSPI Regis	ter (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
			4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
71h	REG17E3	7:0	Default : 0x01	Access : R/W
(17E3h)	-	7:4	Reserved.	
	CSZ_HOLD[3:0]	3:0	CSZ hold time (relative to SC 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	ck).
72h	REG17E4	7:0	Default : 0x00	Access : R/W
(17E4h)	-	7:4	Reserved.	
	MODE_SEL[3:0]	3:0		
73h	REG17E6	7:0	Default: 0x00	Access : R/W
(17E6h)	REPLACED_CMD[7:0]	7:0	The replaced command.	
74h	REG17E8	7:0	Default : 0x00	Access : R/W
(17E8h)	SPARE_0[7:0]	7:0	Bit[0]: wrap mode for CS0 flash, for SW to write when flash enters into wrap mode.  0: Not wrap mode.  1: Wrap mode.  Bit[1]: wrap 16 bytes for CS0 flash, for SW to write.  0: Not 16 byte.  1: 16 byte.  Bit[2]: wrap 32 bytes for CS0 flash, for SW to write.  0: Not 32 byte.  1: 32 byte.  Bit[3]: wrap 64 bytes for CS0 flash, for SW to write.  0: Not 64 byte.  1: 64 byte.	



QSPI Regis	ster (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
			Bit[4]: wrap 128 bytes for CS0 flash, for SW to write.  0: Not 128 byte.  1: 128 byte.  Bit[7:5]: reserved, keep the data as default value.  Bit[8]: wrap mode for CS1 flash, for SW to write when th flash enters into wrap mode.  0: Not wrap mode.  1: Wrap mode.  Bit[9]: wrap 16 bytes for CS1 flash, for SW to write.  0: Not 16 byte.  1: 16 byte.  Bit[10]: wrap 32 bytes for CS1 flash, for SW to write.  0: Not 32 byte.  1: 32 byte.  Bit[11]: wrap 64 bytes for CS1 flash, for SW to write.  0: Not 64 byte.  1: 64 byte.  Bit[12]: wrap 128 bytes for CS1 flash, for SW to write.  0: Not 128 byte.  1: 128 byte.	
74h	REG17E9	7:0	Bit[15:13]: reserved, keep the Default: 0x00	Access: R/W
(17E9h)	SPARE_0[15:8]	7:0	See description of '17E8h'.	1100000
76h	REG17EC	7:0	Default : 0x00	Access : RO
(17ECh)	DEBUG_BUS_0[7:0]	7:0	DEBUG_BUS_0.	
76h	REG17ED	7:0	Default : 0x00	Access : RO
(17EDh)	DEBUG_BUS_0[15:8]	7:0	See description of '17ECh'.	
77h	REG17EE	7:0	Default : 0x00	Access : RO
(17EEh)	DEBUG_BUS_1[7:0]	7:0	DEBUG_BUS_1.	
77h	REG17EF	7:0	Default : 0x00	Access : RO
(17EFh)	DEBUG_BUS_1[15:8]	7:0	See description of '17EEh'.	
78h	REG17F0	7:0	Default : 0x00	Access : RO
(17F0h)	DEBUG_BUS_2[7:0]	7:0	DEBUG_BUS_2.	
78h	REG17F1	7:0	Default : 0x00	Access : RO
(17F1h)	DEBUG_BUS_2[15:8]	7:0	See description of '17F0h'.	
79h	REG17F2	7:0	Default : 0x00	Access : RO
(17F2h)	DEBUG_BUS_3[7:0]	7:0	DEBUG_BUS_3.	



QSPI Regis	ster (Bank = 17)				
Index (Absolute)	Mnemonic	Bit	Description		
79h	REG17F3	7:0	Default : 0x00	Access : RO	
(17F3h)	DEBUG_BUS_3[15:8]	7:0	See description of '17F2h'.		
7Ah	REG17F4	7:0	Default : 0x00	Access : R/W	
(17F4h)	-	7:2	Reserved.		
	CHIP_SELECT[1:0]	1:0	00: Select external #1 SPI FI 01: Select external #2 SPI FI 10: Select external #3 SPI FI 11: Reserved.	ash.	
7Bh	REG17F6	7:0	Default : 0x00	Access : RO	
(17F6h)		7:1	Reserved.		
	SWITCH_CS_BUSY	0	1: Switch SPI CS is busy (In this stage, access to SPI Flash is forbidden). 0: Switch SPI CS is done.		
7Ch REG17F8 7:0 Default : 0xFF		Default : 0xFF	Access : R/W		
(17F8h)	FUNC_SETTING_DEF1[7:0]	7:0	Bit[0]: reserved. Bit[1]: use comb. CSZ setting (setup and high). 0: Disable. 1: Enable. Bit[2]: reserved. Bit[4:3]: Embedded flash size. 00: 64Mb. 01: 128Mb. 10: 16Mb. 11: 32Mb. Bit[15:5]: reserved, keep the data as default value.		
7Ch	REG17F9	7:0	Default : 0xFF	Access : R/W	
(17F9h)	FUNC_SETTING_DEF1[15:8]	7:0	See description of '17F8h'.		
7Dh	REG17FA	7:0	Default : 0x00	Access : R/W	
(17FAh)	FUNC_SETTING_DEF0[7:0]	7:0	Bit[0]: use index to support 4 0: Disable. 1: Enable. Bit[1]: one burst data over to 0: Disable. 1: Enable. Bit[2]: 4-byte address mode 0: Disable. 1: Enable. Bit[3]: use user-defined com	wo flash enable. enable.	



<b>QSPI Regis</b>	QSPI Register (Bank = 17)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: Use default command. 1: Use user-defined comman Bit[4]: use user-defined dum bypass mode. 0: Use 0xa5. 1: Use user-defined value. Bit[5]: incremental command enable. 0: Disable. 1: Enable. Bit[6]: wrap command at flast enable. 0: Disable. 1: Enable. Bit[7]: reserved, keep the da Bit[8]: SPI IO pin mode after 0: Output mode. 1: Input mode. Bit[9]: CS select by address of Bit[10]: reserved. Bit[11]: addr_2byte_en. Bit[12]: force_dummy_cyc_e Bit[13]: addr_over_write_en. Bit[15:12]: reserved, keep th	my cycle value at command  I at flash wrap mode support  that as default value.  FSP read.  enable.
7Dh	REG17FB	7:0	Default : 0x00	Access : R/W
(17FBh)	FUNC_SETTING_DEF0[15:8]	7:0	See description of '17FAh'.	
7Fh	REG17FE	7:0	Default : 0x00	Access : R/W
(17FEh)	- 1-111	7:1	Reserved.	
	ENDIA 0 For 32-bit CPU read data.			

## PWM Register (Bank = 1A)

PWM Register (Bank = 1A)					
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG1A00	7:0	Default: 0x00	Access : R/W	
(1A00h)	PWM0_SHIFT[7:0]	7:0	PWM0 rising point shift counter.		
00h	REG1A01	7:0	Default : 0x00	Access : R/W	



PWM Regi	ster (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
(1A01h)	PWM0_SHIFT[15:8]	7:0	See description of '1A00h'.	
01h (1A02h)	REG1A02	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved.	
	PWM0_SHIFT[17:16]	1:0	See description of '1A00h'.	
02h (1A04h)	REG1A04	7:0	Default : 0x00	Access : R/W
	PWM0_DUTY[7:0]	7:0	PWM0 duty.	17
02h (1A05h)	REG1A05	7:0	Default: 0x00	Access: R/W
	PWM0_DUTY[15:8]	7:0	See description of '1A04h'.	7 DV
03h (1A06h)	REG1A06	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved.	
	PWM0_DUTY[17:16]	1:0	See description of '1A04h'.	
04h (1A08h)	REG1A08	7:0	Default : 0x00	Access: R/W
	PWM0_PERIOD[7:0]	7:0	PWM0 period.	
04h (1A09h)	REG1A09	7:0	Default: 0x00	Access : R/W
	PWM0_PERIOD[15:8]	7:0	See description of '1A08h'.	
05h	REG1A0A	7:0	Default : 0x00	Access : R/W
(1A0Ah)		7:2	Reserved.	
	PWM0_PERIOD[17:16]	1:0	See description of '1A08h'.	
06h	REG1A0C	7:0	Default: 0x00	Access : R/W
(1A0Ch)	PWM0_DIV[7:0]	7:0	PWM0 divider.	
06h	REG1A0D	7:0	Default : 0x00	Access : R/W
(1A0Dh)	PWM0_DIV[15:8]	7:0	See description of '1A0Ch'.	
07h	REG1A0E	7:0	Default : 0x01	Access : R/W
(1A0Eh)	- X	7:5	Reserved.	
	PWM0_POLARITY	4	PWM0 polarity.	
	PWM0_SHIFT_GAT	3	PWM0 enable shift counter gating.	
	PWM0_DIFF_P_EN	2	Enable multiple differential pulse width mode.	
	PWM0_DBEN	1	PWM0 double buffer enable.	
	PWM0_VDBEN_SW	0	PWM0 double buffer enable by software.  1: Enable, 0: Disable.	
08h	REG1A10	7:0	Default : 0xFF	Access : R/W
(1A10h)	PWM0_SHIFT2[7:0]	7:0	PWM0 rising point shift2 counter.	
08h	REG1A11	7:0	Default : 0xFF	Access : R/W



PWM Regis	ster (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
(1A11h)	PWM0_SHIFT2[15:8]	7:0	See description of '1A10h'.	_
09h (1A12h)	REG1A12	7:0	Default : 0xFF	Access: R/W
	PWM0_DUTY2[7:0]	7:0	PWM0 duty2.	
09h (1A13h)	REG1A13	7:0	Default : 0xFF	Access: R/W
	PWM0_DUTY2[15:8]	7:0	See description of '1A12h'.	
0Ah	REG1A14	7:0	Default : 0xFF	Access : R/W
(1A14h)	PWM0_SHIFT3[7:0]	7:0	PWM0 rising point shift3 cou	nter.
0Ah	REG1A15	7:0	Default : 0xFF	Access : R/W
(1A15h)	PWM0_SHIFT3[15:8]	7:0	See description of '1A14h'.	
0Bh (1A16h)	REG1A16	7:0	Default : 0xFF	Access : R/W
	PWM0_DUTY3[7:0]	7:0	PWM0 duty3.	F 3/4
0Bh (1A17h)	REG1A17	7:0	Default : 0xFF	Access: R/W
	PWM0_DUTY3[15:8]	7:0	See description of '1A16h'.	
0Ch	REG1A18	7:0	Default : 0xFF	Access : R/W
(1A18h)	PWM0_SHIFT4[7:0]	7:0	PWM0 rising point shift4 cou	nter.
0Ch	REG1A19	7:0	Default : 0xFF	Access : R/W
(1A19h)	PWM0_SHIFT4[15:8]	7:0	See description of '1A18h'.	
0Dh	REG1A1A	7:0	Default : 0xFF	Access: R/W
(1A1Ah)	PWM0_DUTY4[7:0]	7:0	PWM0 duty4.	
0Dh	REG1A1B	7:0	Default : 0xFF	Access: R/W
(1A1Bh)	PWM0_DUTY4[15:8]	7:0	See description of '1A1Ah'.	
10h	REG1A20	7:0	Default : 0x00	Access: R/W
(1A20h)	GROUPO_ROUND_NUMBER[	7:0	Round number for group0.	
	7:0]			
10h	REG1A21	7:0	Default : 0x00	Access: R/W
(1A21h)	GROUPO_ROUND_NUMBER[ 15:8]	7:0	See description of '1A20h'.	
11h (1A22h)	REG1A22	7:0	Default : 0x00	Access : R/W
	GROUP0_PWM0_DELAY_CO UNT[7:0]	7:0	GROUP0_PWM0_DELAY_COUNT.	
11h (1A23h)	REG1A23	7:0	Default : 0x00	Access : R/W
	GROUP0_PWM0_DELAY_CO UNT[15:8]	7:0	See description of '1A22h'.	•
12h	REG1A24	7:0	Default : 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)		BIL	Description	
(1A24h)	-	7:2	Reserved.	
	GROUP0_PWM0_DELAY_CO UNT[17:16]	1:0	See description of '1A22h'.	
13h	REG1A26	7:0	Default : 0x00	Access : R/W
(1A26h)	GROUP0_PWM1_DELAY_CO UNT[7:0]	7:0	GROUP0_PWM1_DELAY_CC	DUNT.
13h	REG1A27	7:0	Default: 0x00	Access : R/W
(1A27h)	GROUP0_PWM1_DELAY_CO UNT[15:8]	7:0	See description of '1A26h'.	
14h	REG1A28	7:0	Default : 0x00	Access: R/W
(1A28h)	-	7:2	Reserved.	
	GROUP0_PWM1_DELAY_COUNT[17:16]	1:0	See description of '1A26h'.	
15h	REG1A2A	7:0	Default : 0x00	Access : R/W
(1A2Ah)	GROUP0_PWM2_DELAY_CO UNT[7:0]	7:0	GROUP0_PWM2_DELAY_COUNT.	
15h (1A2Bh)	REG1A2B	7:0	Default: 0x00	Access : R/W
	GROUP0_PWM2_DELAY_CO UNT[15:8]	7:0	See description of '1A2Ah'.	
16h	REG1A2C	7:0	Default: 0x00	Access : R/W
(1A2Ch)	- 7/>	7:2	Reserved.	
	GROUP0_PWM2_DELAY_CO UNT[17:16]	1:0	See description of '1A2Ah'.	
17h	REG1A2E	7:0	Default : 0x00	Access : R/W
(1A2Eh)	GROUP0_PWM3_DELAY_CO UNT[7:0]	7:0	GROUP0_PWM3_DELAY_CC	DUNT.
17h -	REG1A2F	7:0	Default : 0x00	Access : R/W
(1A2Fh)	GROUP0_PWM3_DELAY_CO UNT[15:8]	7:0	See description of '1A2Eh'.	
18h	REG1A30	7:0	Default: 0x00	Access : R/W
(1A30h)	-	7:2	Reserved.	
	GROUP0_PWM3_DELAY_CO UNT[17:16]	1:0	See description of '1A2Eh'.	
20h	REG1A40	7:0	Default: 0x00	Access : R/W
(1A40h)				



Index	ster (Bank = 1A)  Mnemonic	D.L	Description	
inaex (Absolute)		Bit	Description	
20h	REG1A41	7:0	Default : 0x00	Access : R/W
(1A41h)	PWM1_SHIFT[15:8]	7:0	See description of '1A40h'.	
21h	REG1A42	7:0	Default : 0x00	Access : R/W
(1A42h)	-	7:2	Reserved.	
	PWM1_SHIFT[17:16]	1:0	See description of '1A40h'.	
22h	REG1A44	7:0	Default: 0x00	Access : R/W
(1A44h)	PWM1_DUTY[7:0]	7:0	PWM1 duty.	
22h	REG1A45	7:0	Default : 0x00	Access : R/W
(1A45h)	PWM1_DUTY[15:8]	7:0	See description of '1A44h'.	
23h	REG1A46	7:0	Default : 0x00	Access : R/W
(1A46h)	-	7:2	Reserved.	4
	PWM1_DUTY[17:16]	1:0	See description of '1A44h'.	
24h	REG1A48	7:0	Default : 0x00	Access : R/W
(1A48h)	PWM1_PERIOD[7:0]	7:0	PWM1 period.	
(4 4 401-)	REG1A49	7:0	Default: 0x00	Access : R/W
	PWM1_PERIOD[15:8]	7:0	See description of '1A48h'.	
	REG1A4A	7:0	Default : 0x00	Access : R/W
(1A4Ah)	-	7:2	Reserved.	
	PWM1_PERIOD[17:16]	1:0	See description of '1A48h'.	
26h	REG1A4C	7:0	Default: 0x00	Access : R/W
(1A4Ch)	PWM1_DIV[7:0]	7:0	PWM1 divider.	
26h	REG1A4D	7:0	Default : 0x00	Access : R/W
(1A4Dh)	PWM1_DIV[15:8]	7:0	See description of '1A4Ch'.	
27h	REG1A4E	7:0	Default: 0x01	Access : R/W
(1A4Eh)	12/1/2	7:5	Reserved.	
	PWM1_POLARITY	4	PWM1 polarity.	
	PWM1_SHIFT_GAT	3	PWM1 enable shift counter	r gating.
	PWM1_DIFF_P_EN	2	Enable multiple differential	pulse width mode.
	PWM1_DBEN	1	PWM1 double buffer enabl	e.
	PWM1_VDBEN_SW	0	PWM1 double buffer enabl 1: Enable, 0: Disable.	e by software.
28h	REG1A50	7:0	Default : 0xFF	Access : R/W
(1A50h)	PWM1_SHIFT2[7:0]	7:0	PWM1 rising point shift2 co	ounter.



PWM Regi	ster (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
28h	REG1A51	7:0	Default : 0xFF	Access : R/W
(1A51h)	PWM1_SHIFT2[15:8]	7:0	See description of '1A50h'.	
29h	REG1A52	7:0	Default : 0xFF	Access : R/W
(1A52h)	PWM1_DUTY2[7:0]	7:0	PWM1 duty2.	
29h	REG1A53	7:0	Default : 0xFF	Access : R/W
(1A53h)	PWM1_DUTY2[15:8]	7:0	See description of '1A52h'.	
2Ah	REG1A54	7:0	Default : 0xFF	Access: R/W
(1A54h)	PWM1_SHIFT3[7:0]	7:0	PWM1 rising point shift3 cou	inter.
2Ah	REG1A55	7:0	Default : 0xFF	Access : R/W
(1A55h)	PWM1_SHIFT3[15:8]	7:0	See description of '1A54h'.	IX 1
2Bh	REG1A56	7:0	Default : 0xFF	Access : R/W
(1A56h)	PWM1_DUTY3[7:0]	7:0	PWM1 duty3.	
2Bh	REG1A57	7:0	Default : 0xFF	Access : R/W
(1A57h)	PWM1_DUTY3[15:8]	7:0	See description of '1A56h'.	
(4 A EQL-)	REG1A58	7:0	Default : 0xFF	Access : R/W
	PWM1_SHIFT4[7:0]	7:0	PWM1 rising point shift4 cou	inter.
2Ch	REG1A59	7:0	Default : 0xFF	Access : R/W
(1A59h)	PWM1_SHIFT4[15:8]	7:0	See description of '1A58h'.	
2Dh	REG1A5A	7:0	Default: 0xFF	Access : R/W
(1A5Ah)	PWM1_DUTY4[7:0]	7:0	PWM1 duty4.	
2Dh	REG1A5B	7:0	Default : 0xFF	Access : R/W
(1A5Bh)	PWM1_DUTY4[15:8]	7:0	See description of '1A5Ah'.	
30h	REG1A60	7:0	Default : 0x00	Access : R/W
(1A60h)	GROUP1_ROUND_NUMBER[7:0]	7:0	Round number for group1.	
30h	REG1A61	7:0	Default : 0x00	Access : R/W
(1A61h)	GROUP1_ROUND_NUMBER[ 15:8]	7:0	See description of '1A60h'.	
31h	REG1A62	7:0	Default : 0x00	Access : R/W
(1A62h)	GROUP1_PWM0_DELAY_CO UNT[7:0]	7:0	GROUP1_PWM0_DELAY_COUNT.	
31h	REG1A63	7:0	Default : 0x00	Access : R/W
(1A63h)	GROUP1_PWM0_DELAY_CO UNT[15:8]	7:0	See description of '1A62h'.	•



PWM Regis	ster (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
32h	REG1A64	7:0	Default : 0x00	Access : R/W
(1A64h)	-	7:2	Reserved.	
	GROUP1_PWM0_DELAY_CO UNT[17:16]	1:0	See description of '1A62h'.	
33h	REG1A66	7:0	Default : 0x00	Access : R/W
(1A66h)	GROUP1_PWM1_DELAY_CO UNT[7:0]	7:0	GROUP1_PWM1_DELAY_COU	JNT.
33h	REG1A67	7:0	Default: 0x00	Access : R/W
(1A67h)	GROUP1_PWM1_DELAY_CO UNT[15:8]	7:0	See description of '1A66h'.	
34h	REG1A68	7:0	Default : 0x00	Access : R/W
(1A68h)	-	7:2	Reserved.	
	GROUP1_PWM1_DELAY_CO UNT[17:16]	1:0	See description of '1A66h'.	0,
(1A6Ah)	REG1A6A	7:0	Default : 0x00	Access : R/W
	GROUP1_PWM2_DELAY_CO UNT[7:0]	7:0	GROUP1_PWM2_DELAY_COL	JNT.
35h	REG1A6B	7:0	Default : 0x00	Access : R/W
(1A6Bh)	GROUP1_PWM2_DELAY_CO UNT[15:8]	7:0	See description of '1A6Ah'.	
36h	REG1A6C	7:0	Default: 0x00	Access : R/W
(1A6Ch)	-	7:2	Reserved.	
	GROUP1_PWM2_DELAY_CO UNT[17:16]	1:0	See description of '1A6Ah'.	
37h	REG1A6E	7:0	Default : 0x00	Access : R/W
(1A6Eh)	GROUP1_PWM3_DELAY_CO UNT[7:0]	7:0	GROUP1_PWM3_DELAY_COU	JNT.
37h	REG1A6F	7:0	Default : 0x00	Access : R/W
(1A6Fh)	GROUP1_PWM3_DELAY_CO UNT[15:8]	7:0	See description of '1A6Eh'.	-
38h	REG1A70	7:0	Default : 0x00	Access : R/W
(1A70h)	-	7:2	Reserved.	
	GROUP1_PWM3_DELAY_CO UNT[17:16]	1:0	See description of '1A6Eh'.	
40h	REG1A80	7:0	Default : 0x00	Access : R/W



Index (Absolute)	Mnemonic	Bit	Description	
(1A80h)	PWM2_SHIFT[7:0]	7:0	PWM2 rising point shift cou	inter.
40h	REG1A81	7:0	Default : 0x00	Access : R/W
(1A81h)	PWM2_SHIFT[15:8]	7:0	See description of '1A80h'.	
41h	REG1A82	7:0	Default : 0x00	Access : R/W
(1A82h)	-	7:2	Reserved.	
	PWM2_SHIFT[17:16]	1:0	See description of '1A80h'.	
42h	REG1A84	7:0	Default: 0x00	Access : R/W
(1A84h)	PWM2_DUTY[7:0]	7:0	PWM2 duty.	100
42h	REG1A85	7:0	Default : 0x00	Access : R/W
(1A85h)	PWM2_DUTY[15:8]	7:0	See description of '1A84h'.	
43h	REG1A86	7:0	Default : 0x00	Access : R/W
(1A86h)	-	7:2	Reserved.	
	PWM2_DUTY[17:16]	1:0	See description of '1A84h'.	
(4 A COL-)	REG1A88	7:0	Default: 0x00	Access : R/W
	PWM2_PERIOD[7:0]	7:0	PWM2 period.	
	REG1A89	7:0	Default : 0x00	Access : R/W
(1A89h)	PWM2_PERIOD[15:8]	7:0	See description of '1A88h'.	•
45h	REG1A8A	7:0	Default : 0x00	Access : R/W
(1A8Ah)	•)	7:2	Reserved.	•
9	PWM2_PERIOD[17:16]	1:0	See description of '1A88h'.	
46h	REG1A8C	7:0	Default : 0x00	Access : R/W
(1A8Ch)	PWM2_DIV[7:0]	7:0	PWM2 divider.	·
46h	REG1A8D	7:0	Default : 0x00	Access : R/W
(1A8Dh)	PWM2_DIV[15:8]	7:0	See description of '1A8Ch'.	
47h	REG1A8E	7:0	Default: 0x01	Access : R/W
(1A8Eh)		7:5	Reserved.	
	PWM2_POLARITY	4	PWM2 polarity.	
	PWM2_SHIFT_GAT	3	PWM2 enable shift counter	gating.
	PWM2_DIFF_P_EN	2	Enable multiple differential	pulse width mode.
	PWM2_DBEN	1	PWM2 double buffer enable	e.
	PWM2_VDBEN_SW	0	PWM2 double buffer enable	e by software.
			1: Enable, 0: Disable.	
48h	REG1A90	7:0	Default : 0xFF	Access : R/W



PWM Regis	ster (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
(1A90h)	PWM2_SHIFT2[7:0]	7:0	PWM2 rising point shift2 counter.	
48h	REG1A91	7:0	Default : 0xFF	Access: R/W
(1A91h)	PWM2_SHIFT2[15:8]	7:0	See description of '1A90h'.	
49h	REG1A92	7:0	Default : 0xFF	Access : R/W
(1A92h)	PWM2_DUTY2[7:0]	7:0	PWM2 duty2.	
49h	REG1A93	7:0	Default : 0xFF	Access : R/W
(1A93h)	PWM2_DUTY2[15:8]	7:0	See description of '1A92h'.	
4Ah	REG1A94	7:0	Default : 0xFF	Access : R/W
(1A94h)	PWM2_SHIFT3[7:0]	7:0	PWM2 rising point shift3 cou	inter.
4Ah	REG1A95	7:0	Default : 0xFF	Access : R/W
(1A95h)	PWM2_SHIFT3[15:8]	7:0	See description of '1A94h'.	
4Bh	REG1A96	7:0	Default : 0xFF	Access : R/W
(1A96h)	PWM2_DUTY3[7:0]	7:0	PWM2 duty3.	
4Bh	REG1A97	7:0	Default : 0xFF	Access : R/W
	PWM2_DUTY3[15:8]	7:0	See description of '1A96h'.	
	REG1A98	7:0	Default : 0xFF	Access : R/W
(1A98h)	PWM2_SHIFT4[7:0]	7:0	PWM2 rising point shift4 cou	inter.
4Ch	REG1A99	7:0	Default : 0xFF	Access : R/W
(1A99h)	PWM2_SHIFT4[15:8]	7:0	See description of '1A98h'.	
4Dh	REG1A9A	7:0	Default : 0xFF	Access : R/W
(1A9Ah)	PWM2_DUTY4[7:0]	7:0	PWM2 duty4.	
4Dh	REG1A9B	7:0	Default : 0xFF	Access : R/W
(1A9Bh)	PWM2_DUTY4[15:8]	7:0	See description of '1A9Ah'.	
50h	REG1AA0	7:0	Default : 0x00	Access : R/W
(1AA0h)	GROUP2_ROUND_NUMBER[ 7:0]	7:0	Round number for group2.	
50h	REG1AA1	7:0	Default : 0x00	Access : R/W
(1AA1h)	GROUP2_ROUND_NUMBER[ 15:8]	7:0	See description of '1AA0h'.	
51h (1AA2h)	REG1AA2	7:0	Default : 0x00	Access : R/W
	GROUP2_PWM0_DELAY_CO UNT[7:0]	7:0	GROUP2_PWM0_DELAY_COUNT.	
51h	REG1AA3	7:0	Default : 0x00	Access : R/W
(1AA3h)	GROUP2_PWM0_DELAY_CO	7:0	See description of '1AA2h'.	



PWM Regis	ter (Bank = 1A)	F		
Index (Absolute)	Mnemonic	Bit	Description	
	UNT[15:8]			
52h	REG1AA4	7:0	Default : 0x00	Access : R/W
(1AA4h)	-	7:2	Reserved.	
	GROUP2_PWM0_DELAY_CO UNT[17:16]	1:0	See description of '1AA2h'.	
53h	REG1AA6	7:0	Default: 0x00	Access : R/W
(1AA6h)	GROUP2_PWM1_DELAY_CO UNT[7:0]	7:0	GROUP2_PWM1_DELAY_CC	DUNT.
53h	REG1AA7	7:0	Default : 0x00	Access : R/W
(1AA7h)	GROUP2_PWM1_DELAY_CO UNT[15:8]	7:0	See description of '1AA6h'.	The state of the s
54h	REG1AA8	7:0	Default : 0x00	Access : R/W
(1AA8h)	-	7:2	Reserved.	
l	GROUP2_PWM1_DELAY_CO UNT[17:16]	1:0	See description of '1AA6h'.	
(1AAAh)	REG1AAA	7:0	Default : 0x00	Access : R/W
	GROUP2_PWM2_DELAY_CO UNT[7:0]	7:0	GROUP2_PWM2_DELAY_CC	DUNT.
55h	REG1AAB	7:0	Default : 0x00	Access : R/W
(1AABh)	GROUP2_PWM2_DELAY_CO UNT[15:8]	7:0	See description of '1AAAh'.	
56h	REG1AAC	7:0	Default: 0x00	Access: R/W
(1AACh)	-	7:2	Reserved.	
	GROUP2_PWM2_DELAY_CO UNT[17:16]	1:0	See description of '1AAAh'.	
60h	REG1AC0	7:0	Default : 0x00	Access : R/W
(1AC0h)	PWM3_SHIFT[7:0]	7:0	PWM3 rising point shift cou	nter.
60h	REG1AC1	7:0	Default : 0x00	Access : R/W
(1AC1h)	PWM3_SHIFT[15:8]	7:0	See description of '1AC0h'.	
61h	REG1AC2	7:0	Default : 0x00	Access : R/W
(1AC2h)	-	7:2	Reserved.	
	PWM3_SHIFT[17:16]	1:0	See description of '1AC0h'.	
62h	REG1AC4	7:0	Default : 0x00	Access: R/W
(1AC4h)	PWM3_DUTY[7:0]	7:0	PWM3 duty.	



PWM Regi	ster (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
62h	REG1AC5	7:0	Default : 0x00	Access : R/W
(1AC5h)	PWM3_DUTY[15:8]	7:0	See description of '1AC4h'.	
63h	REG1AC6	7:0	Default : 0x00	Access : R/W
(1AC6h)	-	7:2	Reserved.	
	PWM3_DUTY[17:16]	1:0	See description of '1AC4h'.	
64h	REG1AC8	7:0	Default: 0x00	Access : R/W
(1AC8h)	PWM3_PERIOD[7:0]	7:0	PWM3 period.	
64h	REG1AC9	7:0	Default: 0x00	Access : R/W
(1AC9h)	PWM3_PERIOD[15:8]	7:0	See description of '1AC8h'.	
65h	REG1ACA	7:0	Default : 0x00	Access : R/W
(1ACAh)	-	7:2	Reserved.	
	PWM3_PERIOD[17:16]	1:0	See description of '1AC8h'.	
66h	REG1ACC	7:0	Default : 0x00	Access : R/W
(1ACCh)	PWM3_DIV[7:0]	7:0	PWM3 divider.	
(4.4.CDI-)	REG1ACD	7:0	Default: 0x00	Access : R/W
	PWM3_DIV[15:8]	7:0	See description of '1ACCh'.	
67h	REG1ACE	7:0	Default : 0x01	Access : R/W
(1ACEh)	-	7:5	Reserved.	
	PWM3_POLARITY	4	PWM3 polarity.	
2	PWM3_SHIFT_GAT	3	PWM3 enable shift counter g	ating.
	PWM3_DIFF_P_EN	2	Enable multiple differential p	ulse width mode.
	PWM3_DBEN	1	PWM3 double buffer enable.	
	PWM3_VDBEN_SW	0	PWM3 double buffer enable I	by software.
	X		1: Enable, 0: Disable.	T
68h	REG1AD0	7:0	Default : 0xFF	Access : R/W
(1AD0h)	PWM3_SHIFT2[7:0]	7:0	PWM3 rising point shift2 cou	nter.
68h	REG1AD1	7:0	Default : 0xFF	Access : R/W
(1AD1h)	PWM3_SHIFT2[15:8]	7:0	See description of '1AD0h'.	T
69h	REG1AD2	7:0	Default : 0xFF	Access : R/W
(1AD2h)	PWM3_DUTY2[7:0]	7:0	PWM3 duty2.	1
69h	REG1AD3	7:0	Default : 0xFF	Access : R/W
(1AD3h)	PWM3_DUTY2[15:8]	7:0	See description of '1AD2h'.	1
6Ah	REG1AD4	7:0	Default : 0xFF	Access : R/W



PWM Regis	ster (Bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description		
(1AD4h)	PWM3_SHIFT3[7:0]	7:0	PWM3 rising point shift3 counter.		
6Ah	REG1AD5	7:0	Default : 0xFF Access : R/W		
(1AD5h)	PWM3_SHIFT3[15:8]	7:0	See description of '1AD4h'.		
6Bh	REG1AD6	7:0	Default : 0xFF Access : R/W		
(1AD6h)	PWM3_DUTY3[7:0]	7:0	PWM3 duty3.		
6Bh	REG1AD7	7:0	Default : 0xFF Access : R/W		
(1AD7h)	PWM3_DUTY3[15:8]	7:0	See description of '1AD6h'.		
6Ch	REG1AD8	7:0	Default : 0xFF Access : R/W		
(1AD8h)	PWM3_SHIFT4[7:0]	7:0	PWM3 rising point shift4 counter.		
6Ch	REG1AD9	7:0	Default : 0xFF Access : R/W		
(1AD9h)	PWM3_SHIFT4[15:8]	7:0	See description of '1AD8h'.		
6Dh	REG1ADA	7:0	Default : 0xFF Access : R/W		
(1ADAh)	PWM3_DUTY4[7:0]	7:0	PWM3 duty4.		
(1ADBh)	REG1ADB	7:0	Default : 0xFF Access : R/W		
	PWM3_DUTY4[15:8]	7:0	See description of '1ADAh'.		
71h	REG1AE2	7:0	Default: 0x00 Access: R/W		
(1AE2h)		7:3	Reserved.		
	HOLD_MODE[2:0]	2:0	[0] 1: Group0 hold mode enable.		
			0: Group0 hold mode disable.		
9			[1] 1: Group1 hold mode enable.		
			0: Group1 hold mode disable. [2] 1: Group2 hold mode enable.		
		×	0: Group2 hold mode disable.		
72h	REG1AE4	7:0	Default: 0x00 Access: R/W		
(1AE4h)	- , X	7:3	Reserved.		
	STOP_MODE[2:0]	2:0	[0] 1: Group0 stop mode enable.		
_			0: Group0 stop mode disable.		
	*/		[1] 1: Group1 stop mode enable.		
			0: Group1 stop mode disable.		
			<ul><li>[2] 1: Group2 stop mode enable.</li><li>0: Group2 stop mode disable.</li></ul>		
73h (1AE6h)	REG1AE6	7:0	Default : 0x00 Access : R/W		
	LEGIALD	7:3	Reserved.		
	1		LINUSCHVEU.		
(=::==::)	PWM_ENABLE[2:0]	2:0	[0] 1: PWM group0 enable, 0: group0 disable.		



PWM Regis	ster (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
			[2] 1: PWM group2 enable, (	): group2 disable.
74h	REG1AE8	7:0	Default : 0x00	Access : R/W
(1AE8h)	SYNC_MODE_EN[7:0]	7:0	[0] 1: PWM0 sync mode enable. [1] 1: PWM1 sync mode enable [10] 1: PWM10 sync mode enable. for PWM10~0.	
74h	REG1AE9	7:0	Default : 0x00	Access : R/W
(1AE9h)	-	7:3	Reserved.	
	SYNC_MODE_EN[10:8]	2:0	See description of '1AE8h'.	
75h	REG1AEA	7:0	Default : 0x00	Access : RO
(1AEAh)	-	7:2	Reserved.	- 11
	PWM_INT[1:0]	1:0	[0]: PWM group0 hold int. [1]: PWM group0 round int.	
7Eh	REG1AFC	7:0	Default: 0x00	Access : RO
	PWM_OUT[7:0]	7:0	PWM output.	
7Eh	REG1AFD	7:0	Default : 0x00	Access : RO
(1AFDh)		7:3	Reserved.	
	PWM_OUT[10:8]	2:0	See description of '1AFCh'.	
7Fh	REG1AFE	7:0	Default: 0x00	Access : R/W
(1AFEh)	PWM7_SW_RST	7	PWM7 software reset.	
	PWM6_SW_RST	6	PWM6 software reset.	
	PWM5_SW_RST	5	PWM5 software reset.	
	PWM4_SW_RST	4	PWM4 software reset.	
	PWM3_SW_RST	3	PWM3 software reset.	
	PWM2_SW_RST	2	PWM2 software reset.	
	PWM1_SW_RST	1	PWM1 software reset.	
	PWM0_SW_RST	0	PWM0 software reset.	
7Fh	REG1AFF	7:0	Default : 0x00	Access : R/W
(1AFFh)	-	7:6	Reserved.	
	GROUP2_SW_RST	5	Group2 software reset.	
	GROUP1_SW_RST	4	Group1 software reset.	
	GROUP0_SW_RST	3	Group0 software reset.	
	PWM10_SW_RST	2	PWM10 software reset.	



PWM Register (Bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	
	PWM9_SW_RST	1	PWM9 software reset.	
	PWM8_SW_RST	0	PWM8 software reset.	

#### TIMERO Register (Bank = 30)

TIMERO Re	egister (Bank = 30)		(0)	17	
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG3000	7:0	Default : 0x00	Access : R/W	
(3000h)	-	7:2	Reserved.	X - 1	
	TIMER_TRIG	1	Set: Enable timer to count of stop).  Clear: By resetting itself or be	ne time (from 0 to max, then by setting reg_timer_en.	
	TIMER_EN	0	Set: Enable timer counting to be rolled (from 0 to max, then rolled).  Clear: By resetting itself or by setting reg_timer_trig.		
00h	REG3001	7:0	Default: 0x00	Access : R/W	
(3001h)	(3001h)		Reserved.		
~1C	TIMER_INT_EN	0	Set: Enable interrupt. Clear: By resetting itself.		
	REG3002	7:0	Default: 0x00	Access : RO	
(30 <mark>02</mark> h)	-	7:1	Reserved.		
	TIMER_HIT	0	Assert: When counter is enabled and matches reg_timer_max.  Deassert: By writing 1 or by setting reg_timer_en, reg_timer_once, and reg_timer_max.		
02h	REG3004	7:0	Default : 0xFF	Access : R/W	
(3004h)	TIMER_MAX[7:0]	7:0	Timer maximum value.		
02h	REG3005	7:0	Default : 0xFF	Access : R/W	
(3005h)	TIMER_MAX[15:8]	7:0	See description of '3004h'.		
03h	REG3006	7:0	Default : 0xFF	Access : R/W	
(3006h)	TIMER_MAX[23:16]	7:0	See description of '3004h'.	·	
03h	REG3007	7:0	Default : 0xFF	Access : R/W	
00	(3007h) TIMER_MAX[31:24] 7:0 See descrip			description of '3004h'.	
	TIMER_MAX[31:24]	7:0	See description of '3004h'.		



TIMERO Re	gister (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
(3008h)	TIMER_CAP[7:0]	7:0	Timer current value.  Note: With non-32-bit-data s	ystem, please read from LSB.
04h	REG3009	7:0	Default : 0x00	Access : RO
(3009h)	TIMER_CAP[15:8]	7:0	See description of '3008h'.	
05h	REG300A	7:0	Default : 0x00	Access : RO
(300Ah)	TIMER_CAP[23:16]	7:0	See description of '3008h'.	
05h	REG300B	7:0	Default: 0x00	Access : RO
(300Bh)	TIMER_CAP[31:24]	7:0	See description of '3008h'.	- 151
06h	REG300C	7:0	Default : 0x00	Access : R/W
(300Ch)	TIMER_DEVIDE[7:0]	7:0	Timer divide counter number.  Default = 12M (216(clk_xiu)/18).  8'b0000: timer counter = clk_xiu/1.  8'b0001: timer counter = clk_xiu/2.  8'b0010: timer counter = clk_xiu/3.   8'b1111: timer counter = clk_xiu/16.	

## TIMER1 Register (Bank = 30)

TIMER1 Re	gister (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG3000	7:0	Default : 0x00	Access : R/W
(3000h)	-	7:2	Reserved.	
	TIMER_TRIG	1	Set: Enable timer to count one time (from 0 to max, then stop).  Clear: By resetting itself or by setting reg_timer_en.	
	TIMER_EN	0	Set: Enable timer counting to be rolled (from 0 to max, then rolled).  Clear: By resetting itself or by setting reg_timer_trig.	
00h	REG3001	7:0	Default : 0x00	Access : R/W
(3001h)	-	7:1	Reserved.	
	TIMER_INT_EN	0	Set: Enable interrupt. Clear: By resetting itself.	
01h	REG3002	7:0	Default: 0x00	Access : RO
(3002h)	-	7:1	Reserved.	



TIMER1 Re	gister (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	TIMER_HIT	0	Assert: When counter is enab reg_timer_max.  Deassert: By writing 1 or by s reg_timer_once, and reg_time	setting reg_timer_en,
02h	REG3004	7:0	Default : 0xFF	Access : R/W
(3004h)	TIMER_MAX[7:0]	7:0	Timer maximum value.	117
02h	REG3005	7:0	Default : 0xFF	Access : R/W
(3005h)	TIMER_MAX[15:8]	7:0	See description of '3004h'.	
03h	REG3006	7:0	Default : 0xFF	Access : R/W
(3006h)	TIMER_MAX[23:16]	7:0	See description of '3004h'.	
03h	REG3007	7:0	Default : 0xFF	Access : R/W
(3007h)	TIMER_MAX[31:24]	7:0	See description of '3004h'.	
(20006)	REG3008	7:0	Default : 0x00	Access : RO
	TIMER_CAP[7:0]	7:0	Timer current value. Note: With non-32-bit-data sy	vstem, please read from LSB.
04h	REG3009	7:0	Default : 0x00	Access : RO
(3009h)	TIMER_CAP[15:8]	7:0	See description of '3008h'.	
05h	REG300A	7:0	Default : 0x00	Access : RO
(300Ah)	TIMER_CAP[23:16]	7:0	See description of '3008h'.	
05h	REG300B	7:0	Default: 0x00	Access : RO
(300Bh)	TIMER_CAP[31:24]	7:0	See description of '3008h'.	
06h	REG300C	7:0	Default : 0x00	Access : R/W
(300Ch)	TIMER_DEVIDE[7:0]	7:0	Timer divide counter number.  Default = 12M (216(clk_xiu)/: 8'b0000: timer counter = clk_ 8'b0001: timer counter = clk_ 8'b0010: timer counter = clk_	18). _xiu/1. _xiu/2.
	<b>\</b>		8'b1111: timer counter = clk_	_xiu/16.



#### TIMER2 Register (Bank = 30)

TIMER2 Re	gister (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG3000	7:0	Default : 0x00	Access : R/W
(3000h)	-	7:2	Reserved.	
	TIMER_TRIG	1	Set: Enable timer to count o stop). Clear: By resetting itself or b	ne time (from 0 to max, then by setting reg_timer_en.
	TIMER_EN	0	Set: Enable timer counting to then rolled). Clear: By resetting itself or b	
00h	REG3001	7:0	Default : 0x00	Access : R/W
(3001h)	-	7:1	Reserved.	
	TIMER_INT_EN	0	Set: Enable interrupt. Clear: By resetting itself.	
01h	REG3002	7:0	Default : 0x00	Access : RO
(3002h)	-	7:1	Reserved.	
. •	TIMER_HIT	0	Assert: When counter is enabled and matches reg_timer_max.  Deassert: By writing 1 or by setting reg_timer_en, reg_timer_once, and reg_timer_max.	
02h	REG3004	7:0	Default : 0xFF	Access : R/W
(3004h)	TIMER_MAX[7:0]	7:0	Timer maximum value.	11.00000 1 1.0, 11
02h	REG3005	7:0	Default : 0xFF	Access : R/W
(3005h)	TIMER_MAX[15:8]	7:0	See description of '3004h'.	
03h	REG3006	7:0	Default : 0xFF	Access : R/W
(3006h)	TIMER_MAX[23:16]	7:0	See description of '3004h'.	-
03h	REG3007	7:0	Default : 0xFF	Access : R/W
(3007h)	TIMER_MAX[31:24]	7:0	See description of '3004h'.	
04h	REG3008	7:0	Default : 0x00	Access : RO
(3008h)	TIMER_CAP[7:0]	7:0	Timer current value.  Note: With non-32-bit-data system, please read from LSB.	
04h	REG3009	7:0	Default : 0x00	Access : RO
(3009h)	TIMER_CAP[15:8]	7:0	See description of '3008h'.	
05h	REG300A	7:0	Default : 0x00	Access : RO
(300Ah)	TIMER_CAP[23:16]	7:0	See description of '3008h'.	
05h	REG300B	7:0	Default : 0x00	Access : RO



TIMER2 Register (Bank = 30)				
Index (Absolute)	Mnemonic	Bit	Description	
(300Bh)	TIMER_CAP[31:24]	7:0	See description of '3008h'.	
06h	REG300C	7:0	Default : 0x00 Access : R/W	
(300Ch)	TIMER_DEVIDE[7:0]	7:0	Timer divide counter number Default = 12M (216(clk_xiu)/ 8'b0000: timer counter = clk_ 8'b0001: timer counter = clk_ 8'b0010: timer counter = clk 8'b1111: timer counter = clk_	(18). _xiu/1. _xiu/2. _xiu/3.

# WDT Register (Bank = 30)

WDT Regis	WDT Register (Bank = 30)				
Index (Absolute)	Mnemonic	Bit	Description	O,	
00h	REG3000	7:0	Default: 0x00	Access : WO	
(3000h)	-	7:1	Reserved.		
	WDT_CLR	0	Write '1' to re-start WDT.		
02h	REG3004	7:0	Default : 0x00	Access : R/W	
(3004h)		7:1	Reserved.		
5	WDT_RST_FLAG	0	Assert: WDT reset has occurred. Write "1" to clear.		
(20051)	REG3005	7:0	Default : 0x09	Access : R/W	
	WDT_RST_LEN[7:0]	7:0	Length of WDT reset.		
			0: One xtal clock.		
	4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1: Two xtal clocks 2		
03h	REG3006	7:0	Default : 0xFF	Access : R/W	
(3006h)	WDT_INT[7:0]	7:0	WDT interrupt period;		
			The state of the s	counter [31:16]" is equal to	
			WDT_INT and "WDT counter	[15:0]" is equal to 0x0000.	
03h	REG3007	7:0	Default : 0xFF	Access : R/W	
(3007h)	WDT_INT[15:8]	7:0	See description of '3006h'.		
04h	REG3008	7:0	Default : 0xFF	Access : R/W	
(3008h)	WDT_MAX[7:0]	7:0	WDT period maximum value		
			WDT enable if WDT_MAX is	not equal to 0x00000000.	



WDT Regis	WDT Register (Bank = 30)				
Index (Absolute)	Mnemonic	Bit	Description		
04h	REG3009	7:0	Default : 0xFF	Access : R/W	
(3009h)	WDT_MAX[15:8]	7:0	See description of '3008h'.	·	
05h	REG300A	7:0	Default : 0xFF	Access: R/W	
(300Ah)	WDT_MAX[23:16]	7:0	See description of '3008h'.		
05h	REG300B	7:0	Default : 0xFF	Access : R/W	
(300Bh)	WDT_MAX[31:24]	7:0	See description of '3008h'.	A V	

## RTCPWC Register (Bank = 34)

RTCPWC R	egister (Bank = 34)	V	$\checkmark$		
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG3400	7:0	Default: 0x00	Access: R/W	
(3400h)	DIG2RTC_SW0_RD	7	1: Get RTC SW0 value from (gating by iso_en).	"rtc2dig_rddata[31:0]"	
	DIG2RTC_SW1_WR	6	1: Use "dig2rtc_wrdata[31:0 iso_en).	1: Use "dig2rtc_wrdata[31:0]" to set SW1 base(gating by iso_en).	
~ C	DIG2RTC_SW0_WR	5	1: Use "dig2rtc_wrdata[31:0]" to set SW0 base(gating iso_en).		
2	DIG2RTC_ALARM_WR 4 1: Use "dig2rtc_wrdata[31:0]" to set Alarm by iso_en).		]" to set Alarm counter(gating		
	DIG2RTC_CNT_RST_WR	3	1: Reset RTC Counter value to 0(gating by iso_en).		
	DIG2RTC_BASE_RD	2	1: Get RTC base value from by iso_en).	"rtc2dig_rddata[31:0]"(gating	
-	DIG2RTC_BASE_WR	1	1: Use "dig2rtc_wrdata[31:0 iso_en).	D]" to set RTC Base(gating by	
-		0	Reserved.		
00h	REG3401	7:0	Default : 0x00	Access : R/W	
(3401h)	-	7:1	Reserved.		
	DIG2RTC_SW1_RD	0	1: Get RTC SW1 value from "rtc2dig_rddata[31:0]" (gating by iso_en).		
01h	REG3402	7:0	Default : 0x00	Access : R/W	
(3402h)	-	7:4	Reserved.		
	DIG2RTC_INT_CLR	3	1: Clear rtc2dig_int (Alarm i	nterrupt)(gating by iso_en).	



RTCPWC R	egister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
	DIG2RTC_ALARM_EN	2	1: Set Alarm enable to 1, wh "rtc2dig_alarm_en"(gating by	
	DIG2RTC_ALARM_RD	1	1: Get RTC Alarm value from "rtc2dig_rddata[31:0]"(gating	
	DIG2RTC_CNT_RD	0	1: Get RTC counter value from "rtc2dig_rddata[31:(gating by iso_en).	
03h	REG3406	7:0	Default: 0x00	Access : R/W
(3406h)	-	7:3	Reserved.	
	DIG2RTC_ISO_CTRL[2:0]	2:0	Bit 2-0 ISO_EN control signal. Input "000 -> 001 > 011 -> 111 -> 101 -> 001 to enable ISO_EN for 1ms.	
04h	REG3408	7:0	Default : 0x00	Access : R/W
(3408h)	DIG2RTC_WRDATA[7:0]	7:0	DIG2RTC_WRDATA. According to current value of "dig2rtc_base_wr" & "dig2rtc_alarm_wr" & "dig2rtc_sw0_wr" & "dig2rtc_sw1_wr", to write data into corresponding counter.	
04h	REG3409	7:0	Default : 0x00	Access : R/W
(3409h)	DIG2RTC_WRDATA[15:8]	7:0	See description of '3408h'.	
05h	REG340A	7:0	Default : 0x00	Access : R/W
(340Ah)	DIG2RTC_WRDATA[23:16]	7:0	See description of '3408h'.	
05h	REG340B	7:0	Default: 0x00	Access : R/W
(340Bh)	DIG2RTC_WRDATA[31:24]	7:0	See description of '3408h'.	
06h	REG340C	7:0	Default : 0x00	Access : R/W
(340Ch)	- (1)	7:1	Reserved.	
	DIG2RTC_SET	0	1: Set "rtc2dig_valid" to 1, w Analog part.	hich is direct bypass to
07h	REG340E	7:0	Default: 0x00	Access : RO
(340Eh)	- ~	7:1	Reserved.	
	RTC2DIG_VALID	0	Get value from "dig2rtc_set",	bypass from Analog Part.
08h	REG3410	7:0	Default : 0x00	Access : RO
(3410h)	-	7:4	Reserved.	
	RTC2DIG_ISO_CTRL_ACK	3	ISO control ack signal.  SW can read this bit to indicate the ISO control is correct or not.  "000(S0) -> 001 (S1) > 011 (S2) -> 111 (S3) -> 101 (S4)	



RTCPWC R	egister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
			-> 001 (S5) -> 000 (S0)" Ack signal will be 1, when ur	nder S1/S3/S5 state.
	-	2	Reserved.	<b>)</b>
	RTC2DIG_INT	1	Alarm interrupt , which can be	pe clear by "dig2rtc_int_clr"
	RTC2DIG_ALARM_EN	0	Get value from "dig2rtc_aları 1: Means the Alarm function	m_en", read for debug usage. is enable.
09h	REG3412	7:0	Default: 0x00	Access : RO
(3412h)	RTC2DIG_RDDATA[7:0]	7:0	RTC read data.  According the current value of dig2rtc_alarm_rd", "dig2rtc_to decide the read data type.	_sw0_rd", "dig2rtc_sw1_rd"
09h	REG3413	7:0	Default : 0x00	Access : RO
(3413h)	RTC2DIG_RDDATA[15:8]	7:0	See description of '3412h'.	
0Ah	REG3414	7:0	Default : 0x00	Access : RO
(3414h)	RTC2DIG_RDDATA[23:16]	7:0	See description of '3412h'.	
(3415h)	REG3415	7:0	Default: 0x00	Access : RO
	RTC2DIG_RDDATA[31:24]	7:0	See description of '3412h'.	
0Bh (3416h)	REG3416	7:0	Default : 0x00	Access : RO
Silve	RTC2DIG_CNT_UPDATING	7:1	Reserved.  RTC counter updating period (1Hz clock edge) indication. 0: RTC counter value is ready to read. 1: RTC counter is under updating (1ms width enclosing 1Hz clock edge), when SW get 1 in this bit, please read the counter value again to get valid data.	
0Ch	REG3418	7:0	Default: 0x00	Access : RO
(3418h)	RTC2DIG_RDDATA_CNT[7:0	7:0	RTC read data for time counter(latch rtc2dig_rddata). According the current value of "dig2rtc_cnt_rd" to decide the read data type.	
0Ch	REG3419	7:0	Default : 0x00	Access : RO
(3419h)	RTC2DIG_RDDATA_CNT[15: 8]	7:0	See description of '3418h'.	
0Dh	REG341A	7:0	Default : 0x00	Access : RO
(341Ah)	RTC2DIG_RDDATA_CNT[23: 16]	7:0	See description of '3418h'.	
0Dh	REG341B	7:0	Default : 0x00	Access : RO
(341Bh)	RTC2DIG_RDDATA_CNT[31:	7:0	See description of '3418h'.	




egister (Bank = 34)			
Mnemonic	Bit	Description	
24]			
REG341C	7:0	Default : 0x00	Access : WO
-	7:1	Reserved.	
DIG2RTC_CNT_RD_TRIG	0	0: RTC counter and cnt 1: Generate a pluse to	nd cnt_updating trigger signalupdating would't update. latch data before read ,including 1:0] and rtc2dig_cnt updating.
REG341E	7:0	Default: 0x05	Access: R/W
(341Eh) _ 7:3 Reserved.			
DIG2PWC_EMGCY_OFF_EN	2	Set 1 to Enable PWC Power-Key 1 emergency shut-down (gating by iso_en).	
DIG2PWC_ALARM_ON_EN	1	Set 1 to Enable RTC alarm to power-on system via PWC function (gating by iso_en).	
DIG2PWC_PWR_EN_CTRL	0	Software control of PWC Power Enable; Set to 0 and initiate an isolation control cycle to start Power-Off sequence(gating by iso_en).	
REG3420	7:0	Default : 0xFF	Access : R/W
DIG2PWC_OPT_7_0[7:0]	7:0	Software control of PW0 1: Enable function. 0: Disable function.	C Powerkey 0-7(gating by iso_en).
REG3421	7:0	Default: 0x00	Access : R/W
	7:3	Reserved.	
SEL_32K_CLEAN_JITTER	2	Register for poc_atop/rl	tc_xtal.
SEL_32K_COMP_DRV	1	Register for poc_atop/rl	tc_xtal.
PMTEST_INT	0	Replace PAD_PMTESET,	, when PAD_PMTEST not bound.
REG3422	7:0	Default : 0x00	Access: RO
PWC2DIG_FLAG_7_0[7:0]	7:0	PWC power-on flag. User can check the stat trigger power-on. [2:0]. 3'b000: power-key 1 po 3'b001: power-key 2 po 3'b010: power-key 3 po 3'b011: power-key 4 po 3'b100: power-key 5 po	ower-on. ower-on. ower-on.
	Mnemonic  24]  REG341C  - DIG2RTC_CNT_RD_TRIG  REG341E  - DIG2PWC_EMGCY_OFF_EN  DIG2PWC_ALARM_ON_EN  DIG2PWC_PWR_EN_CTRL  REG3420  DIG2PWC_OPT_7_0[7:0]  REG3421  - SEL_32K_CLEAN_JITTER  SEL_32K_COMP_DRV  PMTEST_INT  REG3422	Mnemonic         Bit           24]         7:0           REG341C         7:1           DIG2RTC_CNT_RD_TRIG         0           REG341E         7:0           -         7:3           DIG2PWC_EMGCY_OFF_EN         2           DIG2PWC_ALARM_ON_EN         1           DIG2PWC_PWR_EN_CTRL         0           REG3420         7:0           DIG2PWC_OPT_7_0[7:0]         7:0           REG3421         7:0           -         7:3           SEL_32K_CLEAN_JITTER         2           SEL_32K_COMP_DRV         1           PMTEST_INT         0           REG3422         7:0	REG341C  7:0 Default: 0x00  REG341C  7:1 Reserved.  DIG2RTC_CNT_RD_TRIG  0 Rtc2dig_rddata_cnt at 0: RTC counter and cnt 1: Generate a pluse to signal rtc2dig_rddata[3]  REG341E  7:0 Default: 0x05  REG341E  7:3 Reserved.  DIG2PWC_EMGCY_OFF_EN  2 Set 1 to Enable PWC Pot (gating by iso_en).  DIG2PWC_ALARM_ON_EN  1 Set 1 to Enable RTC ala function (gating by iso_en).  DIG2PWC_PWR_EN_CTRL  0 Software control of PW Set to 0 and initiate an Power-Off sequence(gating by iso_ent).  REG3420  7:0 Default: 0xFF  DIG2PWC_OPT_7_0[7:0]  7:0 Software control of PW 1: Enable function.  0: Disable function.  0: Disable function.  REG3421  7:0 Default: 0x00  REG3421  7:0 Reserved.  SEL_32K_CLEAN_JITTER  2 Register for poc_atop/r Register for poc_atop/r PWTEST_INT  0 Replace PAD_PMTESET  REG3422  7:0 Default: 0x00  PWC2DIG_FLAG_7_0[7:0]  7:0 PWC power-on flag. User can check the statt trigger power-on.  [2:0].  3'b000: power-key 1 pc 3'b01: power-key 2 pc 3'b010: power-key 3 pc 3'b011: power-key 4 pc 3'b011: power-k



RTCPWC R	egister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
12h	REG3424	7:0	Default : 0x00	Access : RO
(3424h)	-	7:6	Reserved.	
	PWC2DIG_PWRKEY_5	5	Power key-5 status.	
	PWC2DIG_PWRKEY_4	4	Power key-4 status.	
	PWC2DIG_PWRKEY_3	3	Power key-3 status.	
	PWC2DIG_PWRKEY_2	2	Power key-2 status.	7 17
	PWC2DIG_PWRKEY_1	1	Power key-1 status.	1 L
	PWC2DIG_PWR_GOOD	0	Power good status.	
13h	REG3426	7:0	Default : 0x00	Access : RO
(3426h)	-	7:3	Reserved.	
	PWC2DIG_RESET_N	2	PWR reset status.	L 19
	32K_OK	1	Flag XTAL 32k OK.	
	PWC2DIG_PWR_EN_STATE	0	Power enable status.	
14h	REG3428	7:0	Default: 0x00	Access : RO
(3428h)	POC_TESTBUS[7:0]	7:0	[0]: Pwr_on_st. [1]: Pwr_off_trig. [2]: Pwr_on_fail. [3]: Pwr_on_done. [4]: Pwc_off_cs. [5]: Pwc_on_seq_cs. [6]: Pwc_on_cs. [7]: Pwr_en. [8]: Gr_rst. [9]: Hw_rst_reboot. [10]: Pwrkey1_deb. [11]: Pwrkey2_deb. [12]: 1'b0. [13]: Pwrkey4_deb. [14]: Pwrkey5_deb. [15]: 1'b0.	
14h	REG3429	7:0	Default : 0x00	Access : RO
(3429h)	POC_TESTBUS[15:8]	7:0	See description of '3428h'.	
15h	REG342A	7:0	Default : 0x00	Access : RO
(342Ah)	-	7:6	Reserved.	
	RTC_TESTBUS[5:0]	5:0	[0]: ISO_EN. [1]: Clk_1hz_p.	



RTCPWC R	RTCPWC Register (Bank = 34)			
Index	Mnemonic	Bit	Description	
(Absolute)				
			[2]: Clk_1hz.	
			[3]: Clk_8hz.	
			[4]: Clk_128hz. [5]: Clk_1khz.	
			[5]: Clk_1khz.	





#### **NONPM CH4 REGISTER TABLE**

#### CHIPTOP Register (Bank = 101E)

CHIPTOP R	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG101E00	7:0	Default : 0x00	Access : R/W
(101E00h)	-	7:1	Reserved.	
	CKG_ALLDFT	0	MIU clock selects DFT clock. MPLL_SYN clock selects DFT MIU_REC clock selects DFT c	
01h	REG101E03	7:0	GE clock selects DFT clock.  Default: 0x02	Access : R/W
(101E03h)	-	7:6	Reserved.	1
	SETL	5	Digital pads set low.	
	SETH	4	Digital pads set high.	
	- X O	3:2	Reserved.	
	FT_MODE	1	FT mode.  1: Enable FT mode.  0: Disable FT mode.	
	-	0	Reserved.	
03h	REG101E06	7:0	Default : 0x00	Access : R/W
(101E06h)	<b>)</b>	7	Reserved.	
	UARTO_MODE[2:0]	6:4	UARTO Mode.	
	-	3	Reserved.	
	FUART_MODE[2:0]	2:0	FUART Mode.	1
03h	REG101E07	7:0	Default : 0x00	Access : R/W
(101E07h)	-//	7	Reserved.	
<	UART2_MODE[2:0]	6:4	UART2 Mode.	
-	-	3	Reserved.	
	UART1_MODE[2:0]	2:0	UART1 Mode.	
07h	REG101E0E	7:0	Default : 0x00	Access : R/W
(101E0Eh)	PWM2_MODE[1:0]	7:6	PWM2 Mode.	
	PWM1_MODE[2:0]	5: 3	PWM1 Mode.	
	PWM0_MODE[2:0]	2:0	PWM0 Mode.	1
07h	REG101E0F	7:0	Default : 0x00	Access : R/W
(101E0Fh)	-	7:4	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	PWM3_MODE[2:0]	3:1	PWM3 Mode.	
	PWM2_MODE[2]	0	See description of '101E0E	۱'.
08h	REG101E11	7:0	Default : 0x00	Access : R/W
(101E11h)	-	7:2	Reserved.	4
	SDIO_MODE[1:0]	1:0	SDIO Mode.	
09h	REG101E12	7:0	Default: 0x00	Access : R/W
101E12h)	-	7	Reserved.	
	I2C1_MODE[2:0]	6:4	I2C1 Mode.	
	-	3	Reserved.	<u> </u>
	I2C0_MODE[2:0]	2:0	I2C0 Mode.	
0Ah	REG101E14	7:0	Default : 0x00	Access : R/W
(101E14h)	-	7:6	Reserved.	
	PM_SPICZ2_MODE[1:0]	5:4	PM SPI CZ2 Mode.	
	- XV	3:1	Reserved.	
	IDAC_MODE	0	IDAC Mode.	
0Bh	REG101E16	7:0	Default : 0x00	Access : R/W
(101E16h)		7:1	Reserved.	
	SATA_LED_MODE	0	SATA LED Mode.	
OCh	REG101E18	7:0	Default: 0x00	Access : R/W
( <b>101E18</b> h)	-	7:3	Reserved.	
	SPI0_MODE[2:0]	2:0	SPI0 Mode.	
0Dh	REG101E1A	7:0	Default : 0x00	Access : R/W
(101E1Ah)	- (1)	7:2	Reserved.	
	BT1120_MODE[1:0]	1:0	BT1120 Mode.	
0Dh	REG101E1B	7:0	Default: 0x00	Access : R/W
(101E1Bh)	-\'\	7:6	Reserved.	
	TX_MIPI_MODE[1:0]	5:4	MIPI TX mode.	
	TTL_MODE[3:0]	3:0	TTL Mode.	
DEh	REG101E1C	7:0	Default : 0x00	Access : R/W
(101E1Ch)	-	7:1	Reserved.	
	ETH0_MODE	0	ETH0 Mode.	
0Eh	REG101E1D	7:0	Default : 0x00	Access : R/W
(101E1Dh)		7:4	Reserved.	<del></del>



CHIPTOP R	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
	ETH1_MODE[3:0]	3:0	ETH1 Mode.	
0Fh	REG101E1E	7:0	Default : 0x00	Access : R/W
(101E1Eh)	-	7:2	Reserved.	
	EJ_MODE[1:0]	1:0	EJ Mode.	
0Fh	REG101E1F	7:0	Default: 0x00	Access : R/W
(101E1Fh)	-	7:6	Reserved.	117
	I2S_MODE[1:0]	5:4	I2S Mode.	
	-	3	Reserved.	7 0
	DMIC_MODE[2:0]	2:0	DMIC Mode.	$\lambda \lambda$
12h	REG101E24	7:0	Default : 0x00	Access : R/W
(101E24h)	-	7:6	Reserved.	- 11
Sign	TEST_OUT_MODE[1:0]  TEST_IN_MODE[1:0]	3:2 1:0	Select TEST_OUT mode. 2'd0: TEST_OUT functions at 2'd1: TEST_OUT[23:0] use F 2'd2: TEST_OUT[23:0] use I pads. 2'd3: TEST_OUT[15:0] use S Reserved.  Select TEST IN mode. 2'd0: TEST_IN functions are 2'd1: TEST_IN[23:0] use FU/2'd2: TEST_IN[23:0] use I20 pads. 2'd3: TEST_IN[14:0] use SAI	PUART/SR/SPI0 pads.  2CO/SD/USB/SAR/PM/ETH  R pads.  not enabled.  ART/SR/SPI0 pads.  CO/SD/USB/SAR/PM/ETH
			pads.	, , , , , , , , , , , , , , , , , , , ,
1Ch	REG101E39	7:0	Default : 0x00	Access : R/W
(101E39h)	BIST_MODE_EXT	7	BIST mode enable (disabled	by default).
	BIST_START_EXT	6	BIST mode start.	
	- ^ ′	5	Reserved.	
	FORCE_ALLSRAM_ON	4	Force all of the whole chip S	RAM to power-on.
	-	3:0	Reserved.	T
1Dh	REG101E3A	7:0	Default : 0x00	Access : RO
(101E3Ah)	BIST_DONE[7:0]	7:0	Indicate SRAM done. [0]: Dig_gp. [1]: Pm_gp. [2]: Sc_gp.	



CHIPTOP Re	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
			[3]: Dec_gp. [4]~[14]: N/A. [15]: All.	
1Dh	REG101E3B	7:0	Default : 0x00	Access : RO
(101E3Bh)	BIST_DONE[15:8]	7:0	See description of '101E3Ah'.	
1Eh	REG101E3C	7:0	Default : 0x00	Access : RO
(101E3Ch)	BIST_FAIL[7:0]	7:0	Indicate SRAM fail.  [0]: Dig_gp.  [1]: Pm_gp.  [2]: Sc_gp.  [3]: Dec_gp.  [4]~[14]: N/A.	
1Eh	REG101E3D	7:0	[15]: All. <b>Default : 0x00</b>	Access : RO
(101E3Dh)	BIST_FAIL[15:8]	7:0	See description of '101E3Ch'.	
20h	REG101E40	7:0	Default : 0xFF	Access : R/W
(101E40h)	CHIPTOP_DUMMY_0[7:0]	7:0	Dummy registers for CHIPTO	P.
20h	REG101E41	7:0	Default : 0xFF	Access : R/W
(101E41h)	CHIPTOP_DUMMY_0[15:8]	7:0	See description of '101E40h'.	
21h	REG101E42	7:0	Default : 0x00	Access : R/W
(101E42h)	CHIPTOP_DUMMY_1[7:0]	7:0	Dummy registers for CHIPTO [0]: Clk_MIU_xd2MIU ICG co 0: Disable. 1: Enable.	
21h	REG101E43	7:0	Default : 0x00	Access : R/W
(101E43h)	CHIPTOP_DUMMY_1[15:8]	7:0	See description of '101E42h'.	
22h	REG101E44	7:0	Default : 0xFF	Access : R/W
(101E44h)	CHIPTOP_DUMMY_2[7:0]	7:0	Dummy registers for CHIPTO	P.
22h	REG101E45	7:0	Default : 0xFF	Access : R/W
(101E45h)	CHIPTOP_DUMMY_2[15:8]	7:0	See description of '101E44h'.	T
23h	REG101E46	7:0	Default : 0x00	Access : R/W
(101E46h)	CHIPTOP_DUMMY_3[7:0]	7:0	Dummy registers for CHIPTO	P.
23h	REG101E47	7:0	Default : 0x00	Access : R/W
(101E47h)	CHIPTOP_DUMMY_3[15:8]	7:0	See description of '101E46h'.	I
30h	REG101E60	7:0	Default : 0x00	Access : R/W



CHIPTOP R	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
(101E60h)	GPIO_DRV[7:0]	7:0	GPIO pad control.	
30h	REG101E61	7:0	Default : 0x00	Access : R/W
(101E61h)	-	7	Reserved.	
	GPIO_DRV[14: 8]	6:0	See description of '101E60h'.	
31h	REG101E62	7:0	Default : 0xFF	Access : R/W
(101E62h)	GPIO_PE[7:0]	7:0	GPIO pad control.	× 1/7
31h	REG101E63	7:0	Default: 0x7F	Access: R/W
(101E63h)	-	7	Reserved.	1/2/
	GPIO_PE[14: 8]	6:0	See description of '101E62h'.	
32h	REG101E64	7:0	Default : 0x00	Access : R/W
(101E64h)	-	7	Reserved.	L 2/3/
	SD_DRV[6:0]	6:0	SD pad control.	
32h	REG101E65	7:0	Default : 0x7F	Access : R/W
(101E65h)	- X 0'	7	Reserved.	
9	SD_PE[6:0]	6:0	SD pad control.	
35h	REG101E6A	7:0	Default : 0x00	Access : R/W
(101E6Ah)		7:6	Reserved.	
	UART0_DRV[1:0]	5:4	UARTO pad control.	
	FUART_DRV[3:0]	3:0	FUART pad control.	
35h	REG101E6B	7:0	Default: 0x00	Access : R/W
(101E6Bh)	-	7:2	Reserved.	
	UART1_DRV[1:0]	1:0	UART1 pad control.	
36h	REG101E6C	7:0	Default : 0x00	Access : R/W
(101E6Ch)	- , X	7:2	Reserved.	
	HDMITX_DRV[1:0]	1:0	HDMI pad control.	
37h	REG101E6E	7:0	Default : 0x00	Access : R/W
(101E6Eh)	_ ^ /	7:1	Reserved.	
	SATA_GPIO_DRV	0	SATA GPIO pad control.	
38h	REG101E70	7:0	Default : 0xFF	Access : R/W
(101E70h)	TTL_IE[7:0]	7:0	TTL pad control.	
38h	REG101E71	7:0	Default : 0xFF	Access : R/W
(101E71h)	TTL_IE[15:8]	7:0	See description of '101E70h'.	
39h	REG101E72	7:0	Default : 0xFF	Access : R/W



CHIPTOP R	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
(101E72h)	TTL_IE[23:16]	7:0	See description of '101E70h'.	
39h	REG101E73	7:0	Default : 0x0F	Access : R/W
(101E73h)	-	7:4	Reserved.	
	TTL_IE[27:24]	3:0	See description of '101E70h'.	
3Ah	REG101E74	7:0	Default : 0xFF	Access : R/W
(101E74h)	TTL_PE[7:0]	7:0	TTL pad control.	17
3Ah	REG101E75	7:0	Default : 0xFF	Access: R/W
(101E75h)	TTL_PE[15:8]	7:0	See description of '101E74h'.	7/2/
3Bh	REG101E76	7:0	Default : 0xFF	Access : R/W
(101E76h)	TTL_PE[23:16]	7:0	See description of '101E74h'.	
3Bh	REG101E77	7:0	Default : 0x0F	Access : R/W
(101E77h)	-	7:4	Reserved.	
	TTL_PE[27:24]	3:0	See description of '101E74h'.	
(4045701)	REG101E78	7:0	Default: 0xFF	Access : R/W
	TTL_PS[7:0]	7:0	TTL pad control.	<b>V</b>
3Ch	REG101E79	7:0	Default : 0xFF	Access : R/W
(101E79h)	TTL_PS[15:8]	7:0	See description of '101E78h'.	
3Dh	REG101E7A	7:0	Default : 0xFF	Access : R/W
(101E7Ah)	TTL_PS[23:16]	7:0	See description of '101E78h'.	
3Dh	REG101E7B	7:0	Default: 0x0F	Access : R/W
(101E7Bh)	-	7:4	Reserved.	
	TTL_PS[27:24]	3:0	See description of '101E78h'.	
3Eh	REG101E7C	7:0	Default : 0x00	Access : R/W
(101E7Ch)	TTL_DRV[7:0]	7:0	TTL pad control.	T.
3Eh	REG101E7D	7:0	Default : 0x00	Access : R/W
(101E7Dh)	TTL_DRV[15:8]	7:0	See description of '101E7Ch'.	
3Fh	REG101E7E	7:0	Default : 0x00	Access : R/W
(101E7Eh)	TTL_DRV[23:16]	7:0	See description of '101E7Ch'.	
3Fh	REG101E7F	7:0	Default : 0x00	Access : R/W
(101E7Fh)	-	7:4	Reserved.	
	TTL_DRV[27:24]	3:0	See description of '101E7Ch'.	
40h	REG101E80	7:0	Default : 0x03	Access : R/W
(101E80h)	-	7:2	Reserved.	



CHIPTOP R	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
	MCU_BRIDGE_EN_MODE[1: 0]	1:0	Clock MCU gating control.  00: Use MCU_bridge_en (HW 01: Use MCU_bridge_en_d (H preferred).  10: SW saving power mode.  11: Always enable (default).	•
44h	REG101E88	7:0	Default : 0xFF	Access : R/W
(101E88h)	RIU_WCLK_MASK[7:0]	7:0	RIU write clock mask.  [0]: Sc_gp.  [1]: Vhe_gp.  [2]: HeMCU_gp.  [3]: Mipi_gp.  [4]: Mcu_if_gp.  [5]: Others.	
44h	REG101E89	7:0	Default : 0xFF	Access : R/W
(101E89h)	RIU_WCLK_MASK[15:8]	7:0	See description of '101E88h'.	
(4045041)	REG101E8A	7:0	Default : 0xFF	Access : R/W
	RESERVED3[7:0]	7:0	Reserved.	
45h	REG101E8B	7:0	Default : 0xFF	Access : R/W
(101E8Bh)	RESERVED3[15:8]	7:0	See description of '101E8Ah'.	T
46h	REG101E8C	7:0	Default : 0xFF	Access : R/W
(101E8Ch)	RESERVED4[7:0]	7:0	Reserved.	T
46h	REG101E8D	7:0	Default: 0xFF	Access : R/W
(101E8Dh)	RESERVED4[15:8]	7:0	See description of '101E8Ch'.	T
47h	REG101E8E	7:0	Default : 0x00	Access : R/W
(101E8Eh)	- /	7:5	Reserved.	
	BOND_OV_EN[4:0]	4:0	Bonding overwrite enable.	T
47h	REG101E8F	7:0	Default : 0x00	Access : R/W
(101E8Fh)	- ^'	7:5	Reserved.	
	BOND_OV[4:0]	4:0	Bonding overwrite value.	T
48h	REG101E90	7:0	Default : 0x00	Access : RO
(101E90h)	-	7:5	Reserved.	
	BOND_IN[4:0]	4:0	Bonding value.	T
50h	REG101EA1	7:0	Default : 0x80	Access : R/W
(101EA1h)	ALLPAD_IN	7	1: Set all pads (except PM) a	s input.



CHIPTOP R	egister (Bank = 101E)			
Index	Mnemonic	Bit	Description	
(Absolute)				
	-	6:0	Reserved.	
53h	REG101EA6	7:0	Default : 0x10	Access : R/W
(101EA6h)	UART_SEL1[3:0]	7:4	Select controller for PAD_FUA	NRT_RX and PAD_FUART_TX.
	UART_SEL0[3:0]	3:0	Select controller for PAD_PM_	_UART_RX and
			PAD_PM_UART_TX. 0000: N/A.	11-
			0001: FUART.	$\Delta V$
			0010: UARTO.	
			0011: UART1.	
			0100: UART2.	
			0101: UART_DEC.  Note: For PAD_PM_UART_RX	and PAD PM HART TX
			please refer to the "reg_hk51	
			"reg_uart_rx_enable" in pm_	sleep registers.
		C.C	(a). "reg_hk51_uart0_en" ==	
		X	(b). "reg_uart_rx_enable" ==	
53h (101EA7h)	REG101EA7	7:0	Default: 0x32	Access : R/W
(IUIEA/II)	UART_SEL3[3:0]	7:4	Select controller for PAD_UAF	
	UART_SEL2[3:0]	3:0		RTO_RX and PAD_UARTO_TX.
54h	REG101EA8	7:0	Default : 0x54	Access : R/W
(101EA8h)	UART_SEL5[3:0]	7:4	Select controller for PAD_PM_	·
9	UART_SEL4[3:0]	3:0	Select controller for PAD_UAF	RT2_RX and PAD_UART2_TX.
55h	REG101EAA	7:0	Default: 0x00	Access: R/W
(101EAAh)	-	7:4	Reserved.	
	JTAG_SEL[3:0]	3:0	JTAG selection.	Г
55h	REG101EAB	7:0	Default : 0x00	Access: R/W
(101EABh)	UART_PAD_INVERSE[7:0]	7:0	Invert PAD UART TX/RX.	Г
56h	REG101EAC	7:0	Default : 0x00	Access: R/W
(101EACh)	UART_INNER_LOOPBACK[7	7:0	Enable of inner loopback test	for 3 sets of UART
	[:0]		controller. [0]: N/A.	
			[1]: FUART enable.	
			[2]: UARTO enable.	
			[3]: UART1 enable.	
		_	[4]~[7]: N/A.	
56h	REG101EAD	7:0	Default: 0x00	Access: R/W



CHIPTOP R	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
(101EADh)	UART_OUTER_LOOPBACK[7:0]	7:0	Enable of outer loopback test [0]: PM_UART enable. [1]: FUART enable. [2]: UART0 enable. [3]: UART1 enable. [4]~[7]: N/A.	for 4 sets of UART pad.
57h	REG101EAE	7:0	Default: 0x00	Access : R/W
(101EAEh)	FORCE_RX_DISABLE[7:0]	7:0	Disable RX signals from PADs	
57h	REG101EAF	7:0	Default : 0x00	Access : R/W
(101EAFh)	FORCE_RX_DISABLE[15:8]	7:0	See description of '101EAEh'.	
58h	REG101EB0	7:0	Default : 0x00	Access : R/W
(101EB0h)	FPGA_MIU_OPTION[7:0]	7:0	FPGA_MIU_OPTION.	F 213
58h	REG101EB1	7:0	Default : 0x00	Access: R/W
(101EB1h)	FPGA_MIU_OPTION[15:8]	7:0	See description of '101EB0h'.	
65h	REG101ECA	7:0	Default: 0x00	Access : RO
(101ECAh) _	-	7:5	Reserved.	
	CHIP_CONFIG_STAT[4:0]	4:0	CHIP_CONFIG status.	
65h	REG101ECB	7:0	Default : 0x00	Access : RO
(101ECBh)	-	7:5	Reserved.	
	POWERGOOD_AVDD	4	POWERGOOD_AVDD status.	
9	-	3:2	Reserved.	
	IN_SEL_DBUS	1	IN_SEL_DBUS.	
	IN_SEL_SBUS	0	IN_SEL_SBUS.	
69h	REG101ED3	7:0	Default : 0x00	Access : R/W
(101ED3h)	- , X \ \ \ ,	7:4	Reserved.	
	BOOT_FROM_SDRAM	3	Boot from SDRAM.	
			1: Enable boot from SDRAM.	
	*	2.0	0: Disable boot from SDRAM.	
6Ah	PEC101ED4	2:0	Reserved.  Default: 0x00	Access LP /W
(101ED4h)	BOOT_FROM_SDRAM_OFFS ET[7:0]	<b>7:0</b> 7:0	The booting address of SDRA	Access : R/W
6Ah	REG101ED5	7:0	Default : 0x00	Access : R/W
(101ED5h)	BOOT_FROM_SDRAM_OFFS ET[15:8]	7:0	See description of '101ED4h'.	-



CHIPTOP R	egister (Bank = 101E)			
Index (Absolute)	Mnemonic	Bit	Description	
6Bh	REG101ED6	7:0	Default : 0x00	Access : R/W
(101ED6h)	BOOT_FROM_SDRAM_OFFS ET[23:16]	7:0	See description of '101ED4h'	
6Bh	REG101ED7	7:0	Default : 0x00	Access : R/W
(101ED7h)	-	7:2	Reserved.	
	BOOT_FROM_SDRAM_OFFS ET[25:24]	1:0	See description of '101ED4h'	
70h	REG101EE1	7:0	Default: 0x00	Access : R/W
(101EE1h)	CLK_CALC_EN	7	CLK_CALC_EN. 1: Enable. 0: Disable.	
	-	6: 3	Reserved.	+ 1
	ROSC_OUT_SEL[2:0]	2:0	Ring OSC output select.  000: Select delay chain 0.  001: Select delay chain 1.  010: Select delay chain 2.  011: Select delay chain 3.  100: Select delay chain 4.  101: Select delay chain 5.  110: Select delay chain 6.  111: Select delay chain 7.	
71h	REG101EE2	7:0	Default: 0x00	Access : RO
(101EE2h)	CALC_CNT_REPORT[7:0]	7:0	CALC_CNT_REPORT.	·
71h	REG101EE3	7:0	Default: 0x00	Access : RO
(101EE3h)	CALC_CNT_REPORT[15:8]	7:0	See description of '101EE2h'	
73h	REG101EE6	7:0	Default : 0xFF	Access : R/W
(101EE6h)	RESERVED[7:0]	7:0	Reserved.	1
73h	REG101EE7	7:0	Default : 0xFF	Access : R/W
(101EE7h)	RESERVED[15:8]	7:0	See description of '101EE6h'	
74h	REG101EE8	7:0	Default : 0x00	Access : R/W
(101EE8h)	RESERVED[23:16]	7:0	See description of '101EE6h'	, T
74h	REG101EE9	7:0	Default : 0x00	Access : R/W
(101EE9h)	RESERVED[31:24]	7:0	See description of '101EE6h'	
75h	REG101EEA	7:0	Default : 0x00	Access: R/W
(101EEAh)	TEST_RB	7	Setting for the data arranger	ment on test bus.



CHIPTOP R	egister (Bank = 101E)				
Index (Absolute)	Mnemonic	Bit	Description		
	TEST_GB	6	Setting for the data arrangement on test bus.		
	TEST_RG	5	Setting for the data arrangement on test bus.		
	-	4	Reserved.		
	SWAPTEST12BIT	3	Swap MSB 12 bits with LSB 12 bits of test bus.		
	CLK_OUT_SEL[2:0]	2:0	Select TEST_CLK_OUT source.  3'd0: TEST_CLK_OUT = TEST_BUS_GB[0].  3'd1: TEST_CLK_OUT = TEST_BUS_GB[1].  3'd2: TEST_CLK_OUT = TEST_BUS_GB[2].  3'd3: TEST_CLK_OUT = TEST_BUS_GB[3].  3'd4: TEST_CLK_OUT = TEST_BUS_GB[4].  3'd5: TEST_CLK_OUT = TEST_BUS_GB[5].  3'd6: TEST_CLK_OUT = TEST_BUS_GB[6].  3'd7: TEST_CLK_OUT = TEST_BUS_GB[7].		
75h	REG101EEB	7:0	Default : 0x00 Access : R/W		
(101EEBh)	ROSC_IN_SEL	7	Select the input source of ring oscillator in CHIP_CONF.  1: Close-loop (enable ring oscillator).  0: Open-loop (input from external digital input).		
	TESTBUS_EN	6	Enable test bus output (disabled by default).		
	TESTCLK_MODE	5	TESTCLK_MODE used in TEST_CTRL.		
	-	4: 2	Reserved.		
514	SEL_CLK_TEST_OUT[1:0]	1:0	Select CLK_TEST_OUT.  2'd0: Select CLK_TEST_OUT[47:0].  2'd1: Select CLK_TEST_OUT[95:48].  2'd2: Select CLK_TEST_OUT[143:96].  2'd3: Reserved.		
76h	REG101EEC	7:0	Default : 0x00 Access : R/W		
(101EECh)	- SINGLE_CLK_OUT_SEL[2:0]	7:3 2:0	Reserved. Select single CLK_OUT.		
			3'd1: TEST_BUS[11] = TEST_CLK_OUT_d2.  TEST_BUS[10] = TEST_CLK_OUT.  3'd2: TEST_BUS[11] = TEST_CLK_OUT_d2.  TEST_BUS[10] = TEST_CLK_OUT_d4.  3'd3: TEST_BUS[11] = TEST_CLK_OUT_d2.  TEST_BUS[10] = TEST_CLK_OUT_d8.  3'd4: TEST_BUS[11] = TEST_CLK_OUT_d2.  TEST_BUS[10] = TEST_CLK_OUT_d16.  3'd5: TEST_BUS[11] = TEST_CLK_OUT_d2.  TEST_BUS[10] = TEST_CLK_OUT_d2.  TEST_BUS[10] = TEST_CLK_OUT_d32.		



Index (Absolute)	Mnemonic	Bit	Description  3'd6: TEST_BUS[11] = TEST_CLK_OUT_d2.	
			TEST_BUS[10] = TEST	_CLK_OUT_d64.
			Others: No TEST_CLK_OUT.	
77h	REG101EEE	7:0	Default : 0x00	Access: R/W
(101EEEh)	-	7:6	Reserved.	
	TEST_BUS24B_SEL[5:0]	5:0	Select TEST_BUS[23:0] source. 6'd2: TEST_BUS = ANA_MISC_TEST_OUT. 6'd3: TEST_BUS = MIU_TEST_OUT. 6'd4: TEST_BUS = DIAMOND_TOP_WP_TEST_OUT. 6'd6: TEST_BUS = UTMI_P1_TEST_OUT. 6'd7: TEST_BUS = UTMI_P2_TEST_OUT. 6'd8: TEST_BUS = AUSDM_TEST_OUT. 6'd9: TEST_BUS = DIG_PM_TEST_OUT. 6'd10: TEST_BUS = MCU_IF_TEST_OUT. 6'd11: TEST_BUS = UTMI_P3_TEST_OUT. 6'd16: TEST_BUS = SC_GP_TEST_OUT. 6'd17: TEST_BUS = DEC_GP_TEST_OUT. 6'd25: TEST_BUS = CLKGEN_TEST_OUT.	
7Bh	REG101EF6	7:0	Others: No TEST_OUT.  Default: 0x00  Access: R/W	
(101EF6h)	·		Delault : 0x00	Access : R/ W
	CHIPTOP_RESERVED[7:0]	7:0	Default : 0x00	A
7Bh (101EF7h)	REG101EF7	7:0		Access : R/W
	CHIPTOP_RESERVED[15:8]		See description of '101EF6h'.	
7Ch	REG101EF8	7:0	Default : 0xFF	Access : R/W
(101EF8h)	CHK_CLK_HEMCU_FREQ_C MP_DATA[7:0]	7:0		
7Ch	REG101EF9	7:0	Default : 0xFF	Access: R/W
(101EF9h)	CHK_CLK_HEMCU_FREQ_C MP_DATA[15:8]	7:0	See description of '101EF8h'.	
7Dh	REG101EFA	7:0	Default : 0x03	Access : R/W
(101EFAh)	-	7:4	Reserved.	
	256BUS_2X_DIV_EN[3:0]	3:0	256bus MIU 2x div enable.	
7Eh	REG101EFC	7:0	Default : 0x0F	Access : R/W
(101EFCh)	-	7:4	Reserved.	
,	MIU2X_DIV_RSTZ[3:0]	3:0	Clk_MIU2x_div sw rstz. [0]: MIU0.	



CHIPTOP Register (Bank = 101E)					
Index (Absolute)	Mnemonic	Bit	Description		
			[3:1]: Reserved.		

## PADTOP Register (Bank = 103C)

PADTOP Re	gister (Bank = 103C)			1.
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG103C00	7:0	Default: 0x20	Access: RO, R/W
(103C00h)	-	7:6	Reserved.	XX
	GPIO_OEN_0	5	V	
	GPIO_OUT_0	4	XX	
	-	3:1	Reserved.	
	GPIO_IN_0	0	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
01h	REG103C02	7:0	Default: 0x20	Access: RO, R/W
(103C02h)	- 5	7:6	Reserved.	
	GPIO_OEN_1	5		
	GPIO_OUT_1	4	17. <b>U</b>	
	-	3:1	Reserved.	
	GPIO_IN_1	0	^ <b>~</b> O`	
02h	REG103C04	7:0	Default : 0x20	Access: RO, R/W
(103C04h)	-	7:6	Reserved.	
	GPIO_OEN_2	5		
	GPIO_OUT_2	4		
	- 1/1/1	3:1	Reserved.	
	GPIO_IN_2	0		
03h	REG103C06	7:0	Default : 0x20	Access: RO, R/W
(103C06h)	- ^ /	7:6	Reserved.	
	GPIO_OEN_3	5		
	GPIO_OUT_3	4		
	-	3:1	Reserved.	
	GPIO_IN_3	0		
04h	REG103C08	7:0	Default : 0x20	Access : RO, R/W
(103C08h)	-	7:6	Reserved.	



Index	Mnemonic	Bit	Description	
(Absolute)				
	GPIO_OEN_4	5		
	GPIO_OUT_4	4		
	-	3:1	Reserved.	
	GPIO_IN_4	0		
05h	REG103C0A	7:0	Default: 0x20	Access : RO, R/W
(103C0Ah)	-	7:6	Reserved.	
	GPIO_OEN_5	5		
	GPIO_OUT_5	4		
	-	3:1	Reserved.	
	GPIO_IN_5	0		X
06h (103C0Ch)	REG103C0C	7:0	Default : 0x20	Access : RO, R/W
	-	7:6	Reserved.	
	GPIO_OEN_6	5	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	<u> </u>
	GPIO_OUT_6	4		
	-	3:1	Reserved.	
	GPIO_IN_6	0		
07h	REG103C0E	7:0	Default: 0x20	Access : RO, R/W
(103C0Eh)	-	7:6	Reserved.	
	GPIO_OEN_7	5		
9,	GPIO_OUT_7	4		
	- /	3:1	Reserved.	
	GPIO_IN_7	0		
08h	REG103C10	7:0	Default: 0x20	Access: RO, R/W
(103C10h)	- X	7:6	Reserved.	
	GPIO_OEN_8	5		
	GPIO_OUT_8	4		
		3:1	Reserved.	
	GPIO_IN_8	0		
09h	REG103C12	7:0	Default: 0x20	Access: RO, R/W
(103C12h)	-	7:6	Reserved.	
	GPIO_OEN_9	5		
	GPIO_OUT_9	4		
		3:1	Reserved.	



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_IN_9	0		
0Ah	REG103C14	7:0	Default : 0x20	Access: RO, R/W
(103C14h)	-	7:6	Reserved.	
	GPIO_OEN_10	5		
	GPIO_OUT_10	4		
	-	3:1	Reserved.	17
	GPIO_IN_10	0		
0Bh	REG103C16	7:0	Default: 0x20	Access: RO, R/W
(103C16h)	-	7:6	Reserved.	
	GPIO_OEN_11	5	Y	
	GPIO_OUT_11	4	XX	
	-	3:1	Reserved.	
	GPIO_IN_11	0		
0Ch	REG103C18	7:0	Default: 0x20	Access : RO, R/W
(103C18h)	-	7:6	Reserved.	<b>O</b>
	GPIO_OEN_12	5		
	GPIO_OUT_12	4		
	-	3:1	Reserved.	
	GPIO_IN_12	0		
0Dh	REG103C1A	7:0	Default: 0x20	Access: RO, R/W
(103C1Ah)	-	7:6	Reserved.	
	GPIO_OEN_13	5		
	GPIO_OUT_13	4		
	- X	3:1	Reserved.	
	GPIO_IN_13	0		T
0Eh	REG103C1C	7:0	Default : 0x20	Access: RO, R/W
(103C1Ch)		7:6	Reserved.	
	GPIO_OEN_14	5		
	GPIO_OUT_14	4		
	-	3:1	Reserved.	
	GPIO_IN_14	0		T
14h	REG103C28	7:0	Default : 0x20	Access: RO, R/W
(103C28h)	-	7:6	Reserved.	



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	FUART_GPIO_OEN_0	5		
	FUART_GPIO_OUT_0	4		
	-	3:1	Reserved.	
	FUART_GPIO_IN_0	0	X	
15h	REG103C2A	7:0	Default : 0x20	Access : RO, R/W
(103C2Ah)	-	7:6	Reserved.	17
	FUART_GPIO_OEN_1	5		
	FUART_GPIO_OUT_1	4		1/2/
	-	3:1	Reserved.	
	FUART_GPIO_IN_1	0		X. X
16h	REG103C2C	7:0	Default : 0x20	Access : RO, R/W
(103C2Ch)	-	7:6	Reserved.	
	FUART_GPIO_OEN_2	5		
	FUART_GPIO_OUT_2	4		
- I	- 5	3:1	Reserved.	
	FUART_GPIO_IN_2	0		
L7h	REG103C2E	7:0	Default : 0x20	Access : RO, R/W
(103C2Eh)	-	7:6	Reserved.	
	FUART_GPIO_OEN_3	5	~~~	
9	FUART_GPIO_OUT_3	4		
	- 3/4	3:1	Reserved.	
	FUART_GPIO_IN_3	0		
L8h	REG103C30	7:0	Default : 0x20	Access : RO, R/W
103C30h)	- , X	7:6	Reserved.	
	UARTO_GPIO_OEN_0	5		
_	UARTO_GPIO_OUT_0	4		
	- ~ ′	3:1	Reserved.	
	UARTO_GPIO_IN_0	0		
L9h	REG103C32	7:0	Default : 0x20	Access: RO, R/W
(103C32h)	-	7:6	Reserved.	
	UARTO_GPIO_OEN_1	5		
	UARTO_GPIO_OUT_1	4		
	_ <b>_</b>	1	+	



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	UARTO_GPIO_IN_1	0		
1Ah	REG103C34	7:0	Default : 0x20	Access: RO, R/W
(103C34h)	-	7:6	Reserved.	
	UART1_GPIO_OEN_0	5		
	UART1_GPIO_OUT_0	4		
	-	3:1	Reserved.	117
	UART1_GPIO_IN_0	0	·· ( )	
1Bh	REG103C36	7:0	Default : 0x20	Access : RO, R/W
(103C36h)	-	7:6	Reserved.	$\lambda \lambda$
	UART1_GPIO_OEN_1	5	Y	
	UART1_GPIO_OUT_1	4	XX	L 33
	-	3:1	Reserved.	
	UART1_GPIO_IN_1	0	(X)	
20h	REG103C40	7:0	Default: 0x20	Access : RO, R/W
	. 5	7:6	Reserved.	O
	TTL_GPIO_OEN_0	5		
	TTL_GPIO_OUT_0	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_0	0		
21h	REG103C42	7:0	Default: 0x20	Access: RO, R/W
(103C42h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_1	5		
	TTL_GPIO_OUT_1	4		
	- , X	3:1	Reserved.	
	TTL_GPIO_IN_1	0		
22h	REG103C44	7:0	Default : 0x20	Access : RO, R/W
(103C44h)		7:6	Reserved.	
	TTL_GPIO_OEN_2	5		
	TTL_GPIO_OUT_2	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_2	0		
23h	REG103C46	7:0	Default : 0x20	Access : RO, R/W
(103C46h)	-	7:6	Reserved.	



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	TTL_GPIO_OEN_3	5		
	TTL_GPIO_OUT_3	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_3	0	X	
24h	REG103C48	7:0	Default : 0x20	Access : RO, R/W
(103C48h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_4	5		
	TTL_GPIO_OUT_4	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_4	0		
25h	REG103C4A	7:0	Default : 0x20	Access : RO, R/W
(103C4Ah)	-	7:6	Reserved.	
	TTL_GPIO_OEN_5	5		<u> </u>
	TTL_GPIO_OUT_5	4		
-	-	3:1	Reserved.	
	TTL_GPIO_IN_5	0		7
26h	REG103C4C	7:0	Default : 0x20	Access: RO, R/W
(103C4Ch)	-	7:6	Reserved.	
	TTL_GPIO_OEN_6	5	70.	
9,	TTL_GPIO_OUT_6	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_6	0		
27h	REG103C4E	7:0	Default : 0x20	Access : RO, R/W
(103C4Eh)	- X \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	7:6	Reserved.	
	TTL_GPIO_OEN_7	5		
	TTL_GPIO_OUT_7	4		
	_^′	3:1	Reserved.	
	TTL_GPIO_IN_7	0		
28h	REG103C50	7:0	Default : 0x20	Access: RO, R/W
(103C50h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_8	5		
	TTL_GPIO_OUT_8	4		



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	TTL_GPIO_IN_8	0		
29h	REG103C52	7:0	Default : 0x20	Access: RO, R/W
(103C52h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_9	5	X	
	TTL_GPIO_OUT_9	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_9	0		
2Ah	REG103C54	7:0	Default : 0x20	Access : RO, R/W
(103C54h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_10	5	X	
	TTL_GPIO_OUT_10	4	XX	- 1
	-	3:1	Reserved.	
	TTL_GPIO_IN_10	0		
2Bh	REG103C56	7:0	Default : 0x20	Access: RO, R/W
(103C56h)	-	7:6	Reserved.	<b>O</b>
	TTL_GPIO_OEN_11	5		
	TTL_GPIO_OUT_11	4		
. ^	-	3:1	Reserved.	
	TTL_GPIO_IN_11	0	70	1
2Ch	REG103C58	7:0	Default: 0x20	Access: RO, R/W
(103C58h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_12	5		
	TTL_GPIO_OUT_12	4		
	- X	3:1	Reserved.	
	TTL_GPIO_IN_12	0		1
2Dh	REG103C5A	7:0	Default : 0x20	Access: RO, R/W
(103C5Ah)	_^′	7:6	Reserved.	
	TTL_GPIO_OEN_13	5		
	TTL_GPIO_OUT_13	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_13	0		1
2Eh	REG103C5C	7:0	Default: 0x20	Access : RO, R/W
(103C5Ch)	-	7:6	Reserved.	



<b>PADTOP</b> Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	TTL_GPIO_OEN_14	5		
	TTL_GPIO_OUT_14	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_14	0		
2Fh	REG103C5E	7:0	Default : 0x20	Access : RO, R/W
(103C5Eh)	-	7:6	Reserved.	
	TTL_GPIO_OEN_15	5		1 L
	TTL_GPIO_OUT_15	4		
	-	3:1	Reserved.	$\lambda \lambda$
	TTL_GPIO_IN_15	0	X	
30h	REG103C60	7:0	Default : 0x20	Access : RO, R/W
(103C60h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_16	5		
	TTL_GPIO_OUT_16	4		
	- 5	3:1	Reserved.	
	TTL_GPIO_IN_16	0		
31h	REG103C62	7:0	Default : 0x20	Access: RO, R/W
(103C62h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_17	5		
	TTL_GPIO_OUT_17	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_17	0		
32h	REG103C64	7:0	Default : 0x20	Access: RO, R/W
(103C64h)	- X	7:6	Reserved.	
•	TTL_GPIO_OEN_18	5		
4	TTL_GPIO_OUT_18	4		
	_ ~ ′	3:1	Reserved.	
	TTL_GPIO_IN_18	0		
33h	REG103C66	7:0	Default : 0x20	Access: RO, R/W
(103C66h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_19	5		
	TTL_GPIO_OUT_19	4		



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	TTL_GPIO_IN_19	0		
34h	REG103C68	7:0	Default : 0x20	Access: RO, R/W
(103C68h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_20	5		
	TTL_GPIO_OUT_20	4		
	-	3:1	Reserved.	17
	TTL_GPIO_IN_20	0		
35h	REG103C6A	7:0	Default : 0x20	Access : RO, R/W
(103C6Ah)	-	7:6	Reserved.	
	TTL_GPIO_OEN_21	5	X	
	TTL_GPIO_OUT_21	4	XX	
	-	3:1	Reserved.	
	TTL_GPIO_IN_21	0		
36h	REG103C6C	7:0	Default: 0x20	Access : RO, R/W
(103C6Ch)	-	7:6	Reserved.	
	TTL_GPIO_OEN_22	5		
	TTL_GPIO_OUT_22	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_22	0		
37h	REG103C6E	7:0	Default: 0x20	Access : RO, R/W
(103C6Eh)	- /	7:6	Reserved.	
	TTL_GPIO_OEN_23	5		
	TTL_GPIO_OUT_23	4		
	- X	3:1	Reserved.	
	TTL_GPIO_IN_23	0		
38h	REG103C70	7:0	Default : 0x20	Access : RO, R/W
(103C70h)	_^′	7:6	Reserved.	
	TTL_GPIO_OEN_24	5		
	TTL_GPIO_OUT_24	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_24	0		
39h	REG103C72	7:0	Default: 0x20	Access : RO, R/W
(103C72h)	-	7:6	Reserved.	



Index	Mnemonic	Bit	Description	
(Absolute)	Finemonic		Description	
	TTL_GPIO_OEN_25	5		
	TTL_GPIO_OUT_25	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_25	0		
3Ah	REG103C74	7:0	Default : 0x20	Access : RO, R/W
(103C74h)	-	7:6	Reserved.	
	TTL_GPIO_OEN_26	5		
	TTL_GPIO_OUT_26	4		
	-	3:1	Reserved.	
	TTL_GPIO_IN_26	0		Y. X
3Bh	REG103C76	7:0	Default : 0x20	Access : RO, R/W
(103C76h)	-	7:6	Reserved.	3/ 3/
	TTL_GPIO_OEN_27	5	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	<u> </u>
	TTL_GPIO_OUT_27	4		
-	-	3:1	Reserved.	
	TTL_GPIO_IN_27	0		
40h	REG103C80	7:0	Default : 0x20	Access : RO, R/W
(103C80h)	-	7:6	Reserved.	
	IDAC_GPIO_OEN_0	5	~ ~ ~ .	
9,	IDAC_GPIO_OUT_0	4		
	-	3:1	Reserved.	
	IDAC_GPIO_IN_0	0		
41h	REG103C82	7:0	Default : 0x20	Access: RO, R/W
(103C82h)	- , \	7:6	Reserved.	
	IDAC_GPIO_OEN_1	5		
	IDAC_GPIO_OUT_1	4		
		3:1	Reserved.	
	IDAC_GPIO_IN_1	0		
12h	REG103C84	7:0	Default: 0x20	Access: RO, R/W
(103C84h)	-	7:6	Reserved.	
	HDMI_GPIO_OEN_0	5		
	I	1 .		
	HDMI_GPIO_OUT_0	4		



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	HDMI_GPIO_IN_0	0		
43h	REG103C86	7:0	Default : 0x20	Access: RO, R/W
(103C86h)	-	7:6	Reserved.	
	HDMI_GPIO_OEN_1	5		
	HDMI_GPIO_OUT_1	4		
	-	3:1	Reserved.	17
	HDMI_GPIO_IN_1	0		
44h	REG103C88	7:0	Default : 0x20	Access: RO, R/W
(103C88h)	-	7:6	Reserved.	
	HDMI_GPIO_OEN_2	5	Y	
	HDMI_GPIO_OUT_2	4	XX	
	-	3:1	Reserved.	
	HDMI_GPIO_IN_2	0		
45h	REG103C8A	7:0	Default: 0x20	Access : RO, R/W
(103C8Ah)	-	7:6	Reserved.	
	SATA_GPIO_OEN_0	5		
	SATA_GPIO_OUT_0	4		
	-	3:1	Reserved.	
	SATA_GPIO_IN_0	0	70	
50h	REG103CA0	7:0	Default: 0x20	Access : RO, R/W
(103CA0h)	-	7:6	Reserved.	
	SD_GPIO_OEN_0	5		
	SD_GPIO_OUT_0	4		
	- / / /	3:1	Reserved.	
	SD_GPIO_IN_0	0		
51h	REG103CA2	7:0	Default : 0x20	Access : RO, R/W
(103CA2h)		7:6	Reserved.	
	SD_GPIO_OEN_1	5		
	SD_GPIO_OUT_1	4		
	-	3:1	Reserved.	
	SD_GPIO_IN_1	0		
52h	REG103CA4	7:0	Default : 0x20	Access: RO, R/W
(103CA4h)	-	7:6	Reserved.	



PADTOP Re	gister (Bank = 103C)			
Index (Absolute)	Mnemonic	Bit	Description	
	SD_GPIO_OEN_2	5		
	SD_GPIO_OUT_2	4		
	-	3:1	Reserved.	
	SD_GPIO_IN_2	0	X	
53h	REG103CA6	7:0	Default : 0x20	Access : RO, R/W
(103CA6h)	-	7:6	Reserved.	
	SD_GPIO_OEN_3	5		
	SD_GPIO_OUT_3	4		Z DV
	-	3:1	Reserved.	$\lambda \lambda$
	SD_GPIO_IN_3	0	X	
54h	REG103CA8	7:0	Default : 0x20	Access : RO, R/W
(103CA8h)	-	7:6	Reserved.	
	SD_GPIO_OEN_4	5		
	SD_GPIO_OUT_4	4		
	-	3:1	Reserved.	<b>O</b>
	SD_GPIO_IN_4	0		
55h	REG103CAA	7:0	Default : 0x20	Access: RO, R/W
(103CAAh)	-	7:6	Reserved.	
	SD_GPIO_OEN_5	5	70	
	SD_GPIO_OUT_5	4		
	-	3:1	Reserved.	
	SD_GPIO_IN_5	0		T
56h	REG103CAC	7:0	Default : 0x20	Access: RO, R/W
(103CACh)	- X \ \ \	7:6	Reserved.	
	SD_GPIO_OEN_6	5		
	SD_GPIO_OUT_6	4		
		3:1	Reserved.	
	SD_GPIO_IN_6	0		



### FUART Register (Bank = 1102)

<b>FUART Regi</b>	ster (Bank = 1102)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG110200	7:0	Default : 0x00 Access : R/W	
(110200h)	THR_RBR_DLL[7:0]	7:0	<ol> <li>When "reg_lcr_dl_access" = 0.         Write: Transmitter Holding Register.         Write transmit FIFO; note that writing data to a full FIFO results in the write data being lost.         Read: Receiver Buffer.         Read receive FIFO; note that any incoming data are lost when FIFO is full and an overrun error occurs.</li> <li>When "reg_lcr_dl_access" = 1.         Divisor Latch LSB.</li> </ol>	
02h	REG110204	7:0	Default : 0x00 Access : R/W	
(110204h)	IER_DLH[7:0]	7:0	<ol> <li>When "reg_lcr_dl_access" = 0.         Interrupt Enable Registers (IER); 1: enabled.         Bit [0]: Received Data Available Interrupt and Character Timeout Interrupt.         Bit [1]: Transmitter Holding Register Empty Interrupt.         Bit [2]: Receiver Line Status Interrupt.         Bit [3]: Modem Status interrupt.         Bit [7]: Programmable THRE Interrupt.     </li> <li>When "reg_lcr_dl_access" = 1.</li> <li>Divisor Latch MSB.</li> <li>Baud rate = (serial clock freq.) / (16 * divisor).</li> </ol>	
04h	REG110208	7:0		
(110208h)	FCR_IIR[7:0]	7:0	Default: 0x00  1. Write. FIFO Control Register (FCR). Bit [0]: FIFO enable. Bit [1]: write "1" to clear RX FIFO. Bit [2]: write "1" to clear TX FIFO. Bit [5:4]: Transmit FIFO Empty trigger level. "00": FIFO empty; "01": 2 characters in the FIFO; "10": FIFO 1/4 full; "11": FIFO 1/2 full. Bit [7:6]: Receiver FIFO Interrupt trigger level. "00": 1 character in the FIFO; "01": FIFO 1/4 full; "10": FIFO 1/2 full; "11": FIFO 2 less than full.	



Index	ster (Bank = 1102)  Mnemonic	Bit	Description		
(Absolute)	Milemonic	DIL	Description		
			2. Read. Interrupt Identification R Bit [0]: 1: no interrupt is Bit [3:1]: interrupt identi "110": character timeout "011": Receiver Line State "010": Receiver Data Ava "001": Transmitter Holdi "000": Modem Status.	pending. ified. itus. ailable.	
06h	REG11020C	7:0	Default : 0x03	Access : R/W	
(11020Ch)	LCR_DL_ACCESS	7	Divisor Latch Access.  1: The divisor latches can be	accessed.	
	LCR_BREAK_CTRL	6	Break control bit.		
	-	5	Reserved.	, , ,	
	LCR_EVEN_PARITY_SEL	4	1: Select even parity.		
	LCR_PARITY_EN	3	1: Generate parity bit on ser	ial out.	
	LCR_STOP_BITS	2	Specify the number of stop to "0": 1 stop bit; "1": 1.5 stop bits when 5-bit and 2 bits otherwise.		
CiC	LCR_CHAR_BITS[1:0]	1:0	Select number of bits in each "00": 5 bits; "01": 6 bits; "10"		
08h	REG110210	7:0	Default: 0x00	Access : R/W	
(110210h)	-	7:6	Reserved.		
	MCR_AFCE	5	Auto Flow Control Enable; 1:	enable.	
	MCR_LOOPBACK	4	1: Loopback mode. SOUT -> SIN (pad "STX_PAL DTR -> DSR. RTS-> CTS. Out1 -> RI. Out2 -> DCD.	D_O" will be set to "1").	
	MCR_OUT2	3	In loopback mode, connect t signal input.	o Data Carrier Detect (DCD)	
	MCR_OUT1	2	In loopback mode, connect t input.	o Ring Indicator (RI) signal	
	MCR_RTS	1	Request To Send (RTS) signa "0": RTS is "1"; "1": RTS is "		



FUART Register (Bank = 1102)				
Index (Absolute)	Mnemonic	Bit	Description	
	MCR_DTR	0	Data Terminal Ready (DTR) signal control. "0": DTR is "1"; "1": DTR is "0".	
0Ah	REG110214	7:0	Default : 0x00 Access : RO	
(110214h)	LSR_ERROR	7	Receiver FIFO Error bit.	
	LSR_TX_EMPTY	6	1: Transmitter (tx FIFO and shift registers) Empty indicator.  Clear after writing data into tx FIFO.	
	LSR_TXFIFO_EMPTY	5	1: Transmit FIFO is empty.  Clear after writing data into tx FIFO.  Generate a Transmitter Holding Register Empty interrupt.	
	LSR_BI	4	Break Interrupt bit.	
	LSR_FE	3	1: Framing Error indicator. Clear when reading. Generate a Receiver Line Status interrupt.	
	LSR_PE	2	1: Parity Error indicator. Clear when reading. Generate a Receiver Line Status interrupt.	
	LSR_OE	1	1: RX Overrun Error indicator. Clear when reading. Generate a Receiver Line Status interrupt.	
	LSR_DR	0	1: Received Data Ready indicator.	
0Ch	REG110218	7:0	Default: 0x00 Access: RO	
(110218h)	MSR_DCD_COMP	7	Complement of "DCD" or equal to "OUT2" in loopback.	
	MSR_RI_COMP	6	Complement of "RI" or equal to "OUT1" in loopback.	
	MSR_DSR_COMP	5	Complement of "DSR" or equal to "DTR" in loopback.	
	MSR_CTS_COMP	4	Complement of "CTS" or equal to "RTS" in loopback.	
•	MSR_DDCD	3	Delta Data Carrier Detect (DDCD) indicator. "1": the "DCD" line has changed its state. Clear when reading.	
	MSR_TERI	2	Trailing Edge of Ring Indictor (TERI) detector. The "RI" line has changed its state from low to high. Clear when reading.	
	MSR_DDSR	1	Delta Data Set Ready (DDSR) indicator. "1": the "DSR" line has changed its state. Clear when reading.	
	MSR_DCTS	0	Delta Clear To Send (DCTS) indicator.	



FUART Regi	FUART Register (Bank = 1102)					
Index (Absolute)	Mnemonic Bit		Description			
			"1": the "CTS" line has changed its state. Clear when reading.			
0Eh	REG11021C	7:0	Default : 0x00 Access : RO			
(11021Ch)	-	7:5	Reserved.			
	USR_RFF	4	Rx FIFO Full.			
	USR_RFNE	3	Rx FIFO Not Empty.			
	USR_TFE	2	Tx FIFO Empty.			
	USR_TFNF	1	Tx FIFO Not Full.			
	USR_BUSY	0	UART Busy.			
10h	REG110220	7:0	Default : 0x00 Access : RO			
(110220h)	-	7:6	Reserved.			
	TFL[5:0]	5:0	Tx FIFO level.			
12h	REG110224	7:0	Default : 0x00 Access : RO			
(110224h)	- X O	7:6	Reserved.			
	RFL[5:0]	5:0	Rx FIFO level.			

## UARTO Register (Bank = 1108)

UARTO Register (Bank = 1108)				
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG110800	7:0	Default : 0x00	Access : R/W
(110800h)	THR_RBR_DLL[7:0]	7:0	When "reg_lcr_dl_access" = 0. Write: Transmitter Holding Register. Write transmit FIFO; note that writing data to a full FIFO results in the write data being lost. Read: Receiver Buffer.	
			Read receive FIFO; note that any incoming data are lost when FIFO is full and an overrun error occurs.  2. When "reg_lcr_dl_access" = 1.  Divisor Latch LSB.	
02h	REG110804	7:0	Default : 0x00	Access : R/W
(110804h)	IER_DLH[7:0]	7:0	When "reg_lcr_dl_access" = 0.     Interrupt Enable Registers (IER); 1: enabled.     Bit [0]: Received Data Available Interrupt and	



UARTO Regis	ARTO Register (Bank = 1108)					
Index (Absolute)	Mnemonic	Bit	Description			
			Character Timeout Interrupt.  Bit [1]: Transmitter Holding Register Empty Interrupt.  Bit [2]: Receiver Line Status Interrupt.  Bit [3]: Modem Status interrupt.  Bit [7]: Programmable THRE Interrupt.  2. When "reg_lcr_dl_access" = 1.  Divisor Latch MSB.  Baud rate = (serial clock freq.) / (16 * divisor).			
04h	REG110808	7:0	Default: 0x00 Access: R/W			
(110808h)	FCR_IIR[7:0]	7:0	1. Write. FIFO Control Register (FCR). Bit [0]: FIFO enable. Bit [1]: write "1" to clear RX FIFO. Bit [2]: write "1" to clear TX FIFO. Bit [5:4]: Transmit FIFO Empty trigger level. "00": FIFO empty; "01": 2 characters in the FIFO; "10": FIFO 1/4 full; "11": FIFO 1/2 full. Bit [7:6]: Receiver FIFO Interrupt trigger level. "00": 1 character in the FIFO; "01": FIFO 1/4 full; "10": FIFO 1/2 full; "11": FIFO 2 less than full.  2. Read. Interrupt Identification Registers (IIR). Bit [0]: 1: no interrupt is pending. Bit [3:1]: interrupt identified. "110": character timeout. "011": Receiver Line Status. "010": Receiver Data Available. "001": Transmitter Holding Register empty. "000": Modem Status.			
06h	REG11080C	7:0	Default: 0x03 Access: R/W			
(11080Ch)	LCR_DL_ACCESS	7	Divisor Latch Access; 1: The divisor latches can be accessed.			
	LCR_BREAK_CTRL	6	Break control bit.			
	-	5	Reserved.			
	LCR_EVEN_PARITY_SEL	4	1: Select even parity.			



UARTO Regi	UARTO Register (Bank = 1108)					
Index (Absolute)	Mnemonic	Bit	Description			
	LCR_PARITY_EN	3	1: Generate parity bit on ser	ial out.		
	LCR_STOP_BITS	2	Specify the number of stop bits. "0": 1 stop bit; "1": 1.5 stop bits when 5-bit character length is selected and 2 bits otherwise.			
	LCR_CHAR_BITS[1:0]	1:0	Select number of bits in each "00": 5 bits; "01": 6 bits; "10			
08h	REG110810	7:0	Default: 0x00	Access : R/W		
(110810h)	-	7:6	Reserved.			
	MCR_AFCE	5	Auto Flow Control Enable; 1:	enable.		
	MCR_LOOPBACK	4	1: Loopback mode.  SOUT -> SIN (pad "STX_PAD_O" will be set to "1").  DTR -> DSR.  RTS-> CTS.  Out1 -> RI.			
	MCR_OUT2	3	Out2 -> DCD.  In loopback mode, connect to Data Carrier Detect (DCD) signal input.			
	MCR_OUT1	2	In loopback mode, connect tinput.	o Ring Indicator (RI) signal		
	MCR_RTS	1	Request To Send (RTS) signa "0": RTS is "1"; "1": RTS is "			
	MCR_DTR	0	Data Terminal Ready (DTR)  "0": DTR is "1"; "1": DTR is "	-		
0Ah	REG110814	7:0	Default : 0x00	Access : RO		
(110814h)	LSR_ERROR	7	Receiver FIFO Error bit.			
	LSR_TX_EMPTY	6	1: Transmitter (tx FIFO and sindicator. Clear after writing data into the sindicator)			
	LSR_TXFIFO_EMPTY  5 1: Transmit FIFO is empty. Clear after writing data into tx FIFO. Generate a Transmitter Holding Register Er		x FIFO.			
	LSR_BI	4	Break Interrupt bit.	•		
	LSR_FE	3	Framing Error indicator. Clear when reading. Generate a Receiver Line Status interrupt.			
	LSR_PE	2	1: Parity Error indicator.			



UARTO Regi	ster (Bank = 1108)			
Index (Absolute)	Mnemonic	Bit	Description	
			Clear when reading. Generate a Receiver Line Sta	atus interrupt.
	LSR_OE	1	1: RX Overrun Error indicato Clear when reading. Generate a Receiver Line Sta	
	LSR_DR	0	1: Received Data Ready indi	cator.
0Ch	REG110818	7:0	Default: 0x00	Access : RO
(110818h)	MSR_DCD_COMP	7	Complement of "DCD" or equ	ual to "OUT2" in loopback.
	MSR_RI_COMP	6	Complement of "RI" or equa	l to "OUT1" in loopback.
	MSR_DSR_COMP	5	Complement of "DSR" or equ	ual to "DTR" in loopback.
	MSR_CTS_COMP	4	Complement of "CTS" or equ	ual to "RTS" in loopback.
	MSR_DDCD  3 Delta Data Carrier Detect (DDCD) indi "1": the "DCD" line has changed its st Clear when reading.			
	MSR_TERI	2	Trailing Edge of Ring Indicat The "RI" line has changed its Clear when reading.	
	MSR_DDSR	1	Delta Data Set Ready (DDSR "1": the "DSR" line has chan Clear when reading.	
5	MSR_DCTS	0	Delta Clear To Send (DCTS) "1": the "CTS" line has change Clear when reading.	
0Eh	REG11081C	7:0	Default : 0x00	Access : RO
(11081Ch)	-	7:5	Reserved.	
	USR_RFF	4	Rx FIFO Full.	
	USR_RFNE	3	Rx FIFO Not Empty.	
	USR_TFE	2	Tx FIFO Empty.	
	USR_TFNF	1	Tx FIFO Not Full.	
	USR_BUSY	0	UART Busy.	_
10h	REG110820	7:0	Default : 0x00	Access : RO
(110820h)	-	7:6	Reserved.	
	TFL[5:0]	5:0	Tx FIFO level.	
12h	REG110824	7:0	Default : 0x00	Access : RO
(110824h)	-	7:6	Reserved.	



UARTO Regi	UARTO Register (Bank = 1108)						
Index (Absolute)	Mnemonic	Bit	Description				
	RFL[5:0]	5:0	Rx FIFO level.				

## UART1 Register (Bank = 1109)

JART1 Register (Bank = 1109)						
Bit	Description					
7:0	Default : 0x00 Acc	cess : R/W				
7:0	1. When "reg_lcr_dl_access" =	0.				
	Write: Transmitter Holding Register.					
	Write transmit FIFO; note that	at writing data to a full				
	FIFO results in the write data	a being lost.				
	Read: Receiver Buffer.					
10	Read receive FIFO; note that	t any incoming data are				
	lost when FIFO is full and an					
		1.				
	Divisor Latch LSB.					
7:0	Default: 0x00 Acc	cess : R/W				
7:0	1. When "reg_lcr_dl_access" =	0.				
Interrupt Enable Registers (IER); 1: enab		ER); 1: enabled.				
-/ Y	Bit [0]: Received Data Availa	·				
<b>\</b>						
\ \ \ \		•				
	= =	·				
. 1		•				
/ <del>-</del>	<del>-</del>	1.				
		a ) / (16 * divisor)				
7.0						
		cess : R/W				
7:0						
	= =	EIEO				
	= =					
	= =					
		pcy digger level.				
	• **	O:				
	7:0 7:0 7:0	7:0 Default: 0x00  7:0 1. When "reg_lcr_dl_access" = Write: Transmitter Holding R Write transmit FIFO; note the FIFO results in the write data Read: Receiver Buffer. Read receive FIFO; note tha lost when FIFO is full and an 2. When "reg_lcr_dl_access" = Divisor Latch LSB.  7:0 Default: 0x00  7:0 1. When "reg_lcr_dl_access" = Interrupt Enable Registers (I Bit [0]: Received Data Availa Character Timeout Interrupt Bit [1]: Transmitter Holding Bit [2]: Receiver Line Status Bit [3]: Modem Status interred Bit [7]: Programmable THRE 2. When "reg_lcr_dl_access" = Divisor Latch MSB. Baud rate = (serial clock free  7:0 Default: 0x00  Accessed				



UART1 Regi	ster (Bank = 1109)				
Index (Absolute)	Mnemonic	Bit	Description		
			"10": FIFO 1/4 full; "11": FIFO 1/2 full. Bit [7:6]: Receiver FIFO Interrupt trigger level. "00": 1 character in the FIFO; "01": FIFO 1/4 full; "10": FIFO 1/2 full; "11": FIFO 2 less than full.  2. Read. Interrupt Identification Registers (IIR). Bit [0]: 1: no interrupt is pending. Bit [3:1]: interrupt identified. "110": character timeout. "011": Receiver Line Status. "010": Receiver Data Available. "001": Transmitter Holding Register empty. "000": Modem Status.		
06h	REG11090C	7:0	Default : 0x03 Access : R/W		
(11000Cl-)	LCR_DL_ACCESS	7	Divisor Latch Access. 1: The divisor latches can be accessed.		
	LCR_BREAK_CTRL	6	Break control bit.		
. (	-	5	Reserved.		
	LCR_EVEN_PARITY_SEL	4	1: Select even parity.		
9	LCR_PARITY_EN	3	1: Generate parity bit on serial out.		
	LCR_STOP_BITS	2	Specify the number of stop bits. "0": 1 stop bit; "1": 1.5 stop bits when 5-bit character length is selected and 2 bits otherwise.		
	LCR_CHAR_BITS[1:0]	1:0	Select number of bits in each character. "00": 5 bits; "01": 6 bits; "10": 7 bits; "11": 8 bits.		
08h	REG110910	7:0	Default : 0x00 Access : R/W		
(110910h)	-	7:6	Reserved.		
	MCR_AFCE	5	Auto Flow Control Enable; 1: enable.		
	MCR_LOOPBACK	4	1: Loopback mode.  SOUT -> SIN (pad "STX_PAD_O" will be set to "1").  DTR -> DSR.  RTS-> CTS.  Out1 -> RI.  Out2 -> DCD.		



UART1 Regi	ster (Bank = 1109)				
Index (Absolute)	Mnemonic	Bit	Description		
	MCR_OUT2	3	In loopback mode, connect to Data Carrier Detect (DCD) signal input.		
	MCR_OUT1	2	In loopback mode, connect to Ring Indicator (RI) signal input.		
	MCR_RTS	1	Request To Send (RTS) signal control. "0": RTS is "1"; "1": RTS is "0".		
	MCR_DTR	0	Data Terminal Ready (DTR) signal control. "0": DTR is "1"; "1": DTR is "0".		
0Ah	REG110914	7:0	Default : 0x00 Access : RO		
(110914h)	LSR_ERROR	7	Receiver FIFO Error bit.		
	LSR_TX_EMPTY  6 1: Transmitter (tx FIFO and shift regist indicator. Clear after writing data into tx FIFO.				
	LSR_TXFIFO_EMPTY	5	1: Transmit FIFO is empty.  Clear after writing data into tx FIFO.  Generate a Transmitter Holding Register Empty interrupt.		
	LSR_BI	4	Break Interrupt bit.		
	LSR_FE	3	1: Framing Error indicator. Clear when reading. Generate a Receiver Line Status interrupt.		
Sil	LSR_PE	2	1: Parity Error indicator.  Clear when reading.  Generate a Receiver Line Status interrupt.		
	LSR_OE	1	1: RX Overrun Error indicator. Clear when reading. Generate a Receiver Line Status interrupt.		
	LSR_DR	0	1: Received Data Ready indicator.		
0Ch	REG110918	7:0	Default : 0x00 Access : RO		
(110918h)	MSR_DCD_COMP	7	Complement of "DCD" or equal to "OUT2" in loopback.		
	MSR_RI_COMP	6	Complement of "RI" or equal to "OUT1" in loopback.		
	MSR_DSR_COMP	5	Complement of "DSR" or equal to "DTR" in loopback.		
	MSR_CTS_COMP	4	Complement of "CTS" or equal to "RTS" in loopback.		
	MSR_DDCD	3	Delta Data Carrier Detect (DDCD) indicator. "1": the "DCD" line has changed its state. Clear when reading.		
	MSR_TERI	2	Trailing Edge of Ring Indicator (TERI) detector.		



UART1 Regi	UART1 Register (Bank = 1109)					
Index (Absolute)	Mnemonic	Bit	Description			
			The "RI" line has changed its Clear when reading.	s state from low to high.		
	MSR_DDSR	1	Delta Data Set Ready (DDSR) indicator. "1": the "DSR" line has changed its state. Clear when reading.			
	MSR_DCTS	0	Delta Clear To Send (DCTS) indicator. "1": the "CTS" line has changed its state. Clear when reading.			
0Eh (11091Ch)	REG11091C	7:0	Default : 0x00	Access : RO		
	-	7:5	Reserved.			
	USR_RFF	4	Rx FIFO Full.			
	USR_RFNE	3	Rx FIFO Not Empty.	- 17		
	USR_TFE	2	Tx FIFO Empty			
	USR_TFNF	1	Tx FIFO Not Full.			
	USR_BUSY	0	UART Busy.			
10h	REG110920	7:0	Default : 0x00	Access : RO		
(110920h)	- 40	7:6	Reserved.			
	TFL[5:0]	5:0	Tx FIFO level.			
12h	REG110924	7:0	Default : 0x00	Access : RO		
(110924h)	) _/>	7:6	Reserved.			
	RFL[5:0] 5:0 Rx FIFO level.					

# UART2 Register (Bank = 110A)

UART2 Register (Bank = 110A)						
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG110A00	7:0	Default : 0x00	Access : R/W		
(110A00h)	THR_RBR_DLL[7:0]	7:0	FIFO results in the write Read: Receiver Buffer. Read receive FIFO; note	ng Register. e that writing data to a full		



UART2 Regi	ster (Bank = 110A)			
Index (Absolute)	Mnemonic	Bit	Description	
			2. When "reg_lcr_dl_access	" = 1.
021-	DEC(10404	7.0	Divisor Latch LSB.	A B //W
02h	REG110A04	7:0	Default : 0x00	Access : R/W
(110A04h)	IER_DLH[7:0]	7:0	1. When "reg_lcr_dl_access Interrupt Enable Register Bit [0]: Received Data Av Character Timeout Interr Bit [1]: Transmitter Holdi Bit [2]: Receiver Line Sta Bit [3]: Modem Status int Bit [7]: Programmable Tr 2. When "reg_lcr_dl_access Divisor Latch MSB.	rs (IER); 1: enabled. vailable Interrupt and rupt. ing Register Empty Interrupt. itus Interrupt. terrupt. HRE Interrupt.
			Baud rate = (serial clock	freq.) / (16 * divisor).
04h	REG110A08	7:0	Default : 0x00	Access : R/W
(110A08h)	FCR_IIR[7:0]	7:0	1. Write.	
Sici			FIFO Control Register (FO Bit [0]: FIFO enable.  Bit [1]: write "1" to clear Bit [2]: write "1" to clear Bit [5:4]: Transmit FIFO "00": FIFO empty;  "01": 2 characters in the "10": FIFO 1/4 full;  "11": FIFO 1/2 full.  Bit [7:6]: Receiver FIFO 1"00": 1 character in the F"01": FIFO 1/4 full;  "10": FIFO 1/4 full;  "10": FIFO 1/2 full;  "11": FIFO 2 less than furument of the second seco	RX FIFO. TX FIFO. Empty trigger level. FIFO;  Interrupt trigger level. FIFO;  II. egisters (IIR). pending. fied. tus. hilable.
06h	REG110A0C	7:0	"000": Modem Status.  Default : 0x03	Access : P/W
UUII	KEGIIUAUC	/ iU	Delault : UXU3	Access : R/W



UART2 Regi	ster (Bank = 110A)			
Index (Absolute)	Mnemonic	Bit	Description	
(110A0Ch)	LCR_DL_ACCESS	7	Divisor Latch Access.  1: The divisor latches can be accessed.	
	LCR_BREAK_CTRL	6	Break control bit.	
	-	5	Reserved.	
	LCR_EVEN_PARITY_SEL	4	1: Select even parity.	
	LCR_PARITY_EN	3	1: Generate parity bit on serial out.	
	LCR_STOP_BITS	2	Specify the number of stop bits. "0": 1 stop bit; "1": 1.5 stop bits when 5-bit character length is selected and 2 bits otherwise.	
	LCR_CHAR_BITS[1:0]	1:0	Select number of bits in each character. "00": 5 bits; "01": 6 bits; "10": 7 bits; "11": 8 bits.	
08h	REG110A10	7:0	Default : 0x00 Access : R/W	
(110A10h)	-	7:6	Reserved.	
	MCR_AFCE	5	Auto Flow Control Enable; 1: enable.	
	MCR_LOOPBACK	4	1: Loopback mode.	
	~0		SOUT -> SIN (pad "STX_PAD_O" will be set to "1").	
			DTR -> DSR. RTS-> CTS.	
CiC			Out1 -> RI. Out2 -> DCD.	
2	MCR_OUT2	3	In loopback mode, connect to Data Carrier Detect (DCD) signal input.	
	MCR_OUT1	2	In loopback mode, connect to Ring Indicator (RI) signal input.	
	MCR_RTS	1	Request To Send (RTS) signal control. "0": RTS is "1"; "1": RTS is "0".	
<b>V</b>	MCR_DTR	0	Data Terminal Ready (DTR) signal control. "0": DTR is "1"; "1": DTR is "0".	
0Ah	REG110A14	7:0	Default : 0x00 Access : RO	
(110A14h)	LSR_ERROR	7	Receiver FIFO Error bit.	
	LSR_TX_EMPTY	6	1: Transmitter (tx FIFO and shift registers) Empty indicator. Clear after writing data into tx FIFO.	
	LSR_TXFIFO_EMPTY	5	Transmit FIFO is empty.  Clear after writing data into tx FIFO.	



UART2 Regi	ster (Bank = 110A)			
Index (Absolute)	Mnemonic	Bit	Description	
			Generate a Transmitter Hold	ing Register Empty interrupt.
	LSR_BI	4	Break Interrupt bit.	
	LSR_FE	3	1: Framing Error indicator. Clear when reading. Generate a Receiver Line Sta	tus interrupt.
	LSR_PE	2	Clear when reading. Generate a Receiver Line Status interrupt.  1: RX Overrun Error indicator. Clear when reading. Generate a Receiver Line Status interrupt.	
	LSR_OE	1		
	LSR_DR	0	1: Received Data Ready indicator.	
0Ch	REG110A18	7:0	Default: 0x00 Access: RO	
(110A18h)	MSR_DCD_COMP	7	Complement of "DCD" or equal to "OUT2" in loopbace	
	MSR_RI_COMP	6	Complement of "RI" or equal	to "OUT1" in loopback.
	MSR_DSR_COMP	5 Complement of "DSR" or equal to "DTR" in loopback.		al to "DTR" in loopback.
	MSR_CTS_COMP	4	Complement of "CTS" or equ	al to "RTS" in loopback.
a' C	MSR_DDCD	3	Delta Data Carrier Detect (DI "1": the "DCD" line has chan- Clear when reading.	•
9	MSR_TERI	2	Trailing Edge of Ring Indicate The "RI" line has changed its Clear when reading.	• •
	MSR_DDSR	1	Delta Data Set Ready (DDSR "1": the "DSR" line has chang Clear when reading.	
-	MSR_DCTS	0	Delta Clear To Send (DCTS) indicator. "1": the "CTS" line has changed its state. Clear when reading.	
0Eh	REG110A1C	7:0	Default : 0x00	Access : RO
(110A1Ch)	-	7:5	Reserved.	
	USR_RFF	4	Rx FIFO Full.	
	USR_RFNE	3	Rx FIFO Not Empty.	
	USR_TFE	2	Tx FIFO Empty.	
	USR_TFNF	1	Tx FIFO Not Full.	
	USR_BUSY	0	UART Busy.	



Index (Absolute)	Mnemonic	Bit	Description	
10h	REG110A20	7:0	Default: 0x00	Access : RO
(110A20h)	-	7:6	Reserved.	
	TFL[5:0]	5:0	Tx FIFO level.	
12h	REG110A24	7:0	Default : 0x00	Access : RO
(110A24h)	-	7:6	Reserved.	
	RFL[5:0]	5:0	Rx FIFO level.	1 7

## MSPI0 Register (Bank = 1110)

MSPI0 Regi	ister (Bank = 1110)		1	( X )
Index (Absolute)	Mnemonic	Bit	Description	+ 1
30h	REG111060	7:0	Default: 0x00	Access : R/W
(111060h)	DATA_LENGTH[7:0]	7:0	DMA mode read/write data	length.
30h	REG111061	7:0	Default: 0x00	Access : R/W
(111061h)	DATA_LENGTH[15:8]	7:0	See description of '111060h	1'.
31h	REG111062	7:0	Default : 0x00	Access : R/W
(111062h)	DATA_LENGTH[23:16]	7:0	See description of '111060h	า'.
32h	REG111064	7:0	Default: 0x00	Access : R/W
(111064h)	- 7/	7:1	Reserved.	
	DMA_ENABLE	0	DMA mode enable.	
		•	1: Enable.	
			0: Disable.	T
33h	REG111066	7:0	Default : 0x00	Access : R/W
(111066h)	-/	7:1	Reserved.	
<	DMA_RW	0	DMA mode read/write.	
			0: DMA write only mode.	
			1: DMA read only mode.	
34h	REG111068	7:0	Default: 0x00	Access : R/W
(111068h)	-	7:1	Reserved.	
	READ_FROM_LSB	0	Read data from LSB.	
			0: Close read from LSB.	
			1: Open read from LSB.	
40h	REG111080	7:0	Default: 0x00	Access : R/W



MSPI0 Regi	ster (Bank = 1110)			
Index (Absolute)	Mnemonic	Bit	Description	
(111080h)	MSPI_WD0[7:0]	7:0	Write buffer0.	
40h	REG111081	7:0	Default : 0x00	Access : R/W
(111081h)	MSPI_WD1[7:0]	7:0	Write buffer1.	
41h	REG111082	7:0	Default : 0x00	Access : R/W
(111082h)	MSPI_WD2[7:0]	7:0	Write buffer2.	
41h	REG111083	7:0	Default: 0x00	Access : R/W
(111083h)	MSPI_WD3[7:0]	7:0	Write buffer3.	
42h	REG111084	7:0	Default: 0x00	Access : R/W
(111084h)	MSPI_WD4[7:0]	7:0	Write buffer4.	
42h	REG111085	7:0	Default : 0x00	Access : R/W
(111085h)	MSPI_WD5[7:0]	7:0	Write buffer5.	T 34
43h	REG111086	7:0	Default : 0x00	Access: R/W
(111086h)	MSPI_WD6[7:0]	7:0	Write buffer6.	
43h	REG111087	7:0	Default: 0x00	Access : R/W
(111087h)	MSPI_WD7[7:0]	7:0	Write buffer7.	
	REG111088	7:0	Default : 0x00	Access : RO
(111088h)	MSPI_RD0[7:0]	7:0	Read buffer0.	
44h	REG111089	7:0	Default : 0x00	Access : RO
(111089h)	MSPI_RD1[7:0]	7:0	Read buffer1.	
45h	REG11108A	7:0	Default: 0x00	Access : RO
(11108Ah)	MSPI_RD2[7:0]	7:0	Read buffer2.	
45h	REG11108B	7:0	Default: 0x00	Access : RO
(11108Bh)	MSPI_RD3[7:0]	7:0	Read buffer3.	
46h	REG11108C	7:0	Default : 0x00	Access : RO
(11108Ch)	MSPI_RD4[7:0]	7:0	Read buffer4.	
46h	REG11108D	7:0	Default : 0x00	Access : RO
(11108Dh)	MSPI_RD5[7:0]	7:0	Read buffer5.	
47h	REG11108E	7:0	Default : 0x00	Access : RO
(11108Eh)	MSPI_RD6[7:0]	7:0	Read buffer6.	
47h	REG11108F	7:0	Default : 0x00	Access : RO
(11108Fh)	MSPI_RD7[7:0]	7:0	Read buffer7.	
48h	REG111090	7:0	Default : 0x00	Access : R/W
(111090h)	MSPI_WBF_SIZE[7:0]	7:0	Set how many bytes will be t	transferred.



MSPI0 Regi	ster (Bank = 1110)			
Index (Absolute)	Mnemonic	Bit	Description	
			Max size is 8 bytes. Min size is 0 byte.	
48h	REG111091	7:0	Default : 0x00	Access : R/W
(111091h)	MSPI_RBF_SIZE[7:0]	7:0	Set how many bytes will be r Max size is 8 bytes. Min size is 0 byte.	received.
49h	REG111092	7:0	Default: 0x00	Access : R/W
(111092h)	MSPI_CTRL[7:0]	7:0	Control Register. Bit[7]: Clock Polarity, CPOL. 0: The SCK is set to 0 in idle state. 1: The SCK is set to 1 in idle state. Bit[6]: Clock Phase, CPHA. 0: Date is sampled when the SCK leaves the idle state. 1: Date is sampled when the SCK returns to idle state. Bit[5]: Reserved. Bit[4]: 3-wire mode. 0: Disable. 1: Enable. Bit[3]: Reserved. Bit[2]: Enable MSPI interrupt. 0: Disable. 1: Enable. Bit[1]: Reset. 0: Reset. 1: Not reset. Bit[0]: Enable MSPI.	
49h	REG111093	7:0	1: Enable.  Default: 0x00	Access : R/W
(111093h)		7:0	Bit[2:0] 3'b000: CPU_CLOCK/2. 3'b001: CPU_CLOCK/4. 3'b010: CPU_CLOCK/8. 3'b011: CPU_CLOCK/16. 3'b100: CPU_CLOCK/32. 3'b101: CPU_CLOCK/64. 3'b111: CPU_CLOCK/256. Bit[7:3]: Reserved.	ACCOST IN TH



MSPI0 Regi	ster (Bank = 1110)			
Index (Absolute)	Mnemonic	Bit	Description	
4Ah	REG111094	7:0	Default : 0x00	Access : R/W
(111094h)	TR_START_TIME[7:0]	7:0	The time from "reg_MSPI_tri 0x00: Delay 1 MSPI clock. 0x01: Delay 2 MSPI clocks. 0x0f: Delay 16 MSPI clocks. 0xff: Delay 256 MSPI clocks.	gger" to first SPI clock.
4Ah	REG111095	7:0	Default: 0x00	Access : R/W
(111095h)	TR_END_TIME[7:0]	7:0	The time from last SPI clock 0x00: Delay 1 MSPI clock. 0x01: Delay 2 MSPI clocks. 0x0f: Delay 16 MSPI clocks. 0xff: Delay 256 MSPI clocks.	to "reg_MSPI_done_flag".
4Bh	REG111096	7:0	Default : 0x00	Access : R/W
(111096h)	TBYTE_INTERVAL_TIME[7: 0]	7:0	The time between byte to byte transfers.  0x00: No delay.  0x01: Delay 1 MSPI clock.  0x0f: Delay 15 MSPI clocks.  0xff: Delay 255 MSPI clocks.	
4Bh	REG111097	7:0	Default : 0x00	Access : R/W
(111097h)	RW_TURN_AROUND_TIME[ 7:0]	7:0	The time between last write a 0x00: No delay. 0x01: Delay 1 MSPI clock. 0x0f: Delay 15 MSPI clocks. 0xff: Delay 255 MSPI clocks.	and first read.
4Ch	REG111098	7:0	Default : 0xFF	Access : R/W
(111098h)	MSPI_WD2_BIT_SEL[1:0]	7:6	Bit Length selection for write	buffer2.
	MSPI_WD1_BIT_SEL[2:0]	5: 3	Bit Length selection for write	buffer1.
	MSPI_WD0_BIT_SEL[2:0]	2:0	Bit Length selection for write buffer0. The number of bits to be transferred in write buffer0. 3'b111: 8 bits. 3'b110: 7 bits. 3'b101: 6 bits. 3'b100: 5 bits. 3'b011: 4 bits. 3'b010: 3 bits. 3'b001: 2 bits. 3'b000: 1 bit.	
4Ch	REG111099	7:0	Default : 0x0F	Access : R/W



MSPI0 Regi	ster (Bank = 1110)				
Index (Absolute)	Mnemonic	Bit	Description		
(111099h)	-	7:4	Reserved.		
	MSPI_WD3_BIT_SEL[2:0]	3:1	Bit Length selection for write	buffer3.	
	MSPI_WD2_BIT_SEL[2]	0	See description of '111098h'.		
4Dh	REG11109A	7:0	Default : 0xFF	Access : R/W	
(11109Ah)	MSPI_WD6_BIT_SEL[1:0]	7:6	Bit Length selection for write	buffer6.	
	MSPI_WD5_BIT_SEL[2:0]	5: 3	Bit Length selection for write	buffer5.	
	MSPI_WD4_BIT_SEL[2:0]	2:0	Bit Length selection for write	buffer4.	
4Dh	REG11109B	7:0	Default : 0x0F	Access : R/W	
(11109Bh)	-	7:4	Reserved.	$\lambda \lambda$	
	MSPI_WD7_BIT_SEL[2:0]	3:1	Bit Length selection for write	buffer7.	
	MSPI_WD6_BIT_SEL[2]	0	See description of '11109Ah'.		
4Eh	REG11109C	7:0	Default : 0xFF	Access : R/W	
(11109Ch)	MSPI_RD2_BIT_SEL[1:0]	7:6	Bit Length selection for read	buffer2.	
	MSPI_RD1_BIT_SEL[2:0]	5: 3	Bit Length selection for read buffer1.		
Sign	MSPI_RD0_BIT_SEL[2:0]	2:0	Bit Length selection for read buffer0. The number of bits to be received in read buffer0. 3'b111: 8 bits. 3'b110: 7 bits. 3'b101: 6 bits. 3'b100: 5 bits. 3'b011: 4 bits. 3'b010: 3 bits. 3'b001: 2 bits.		
4Eh	REG11109D	7:0	3'b000: 1 bit. <b>Default : 0x0F</b>	Access : R/W	
(11109Dh)	- 1	7:4	Reserved.	,	
	MSPI_RD3_BIT_SEL[2:0]	3:1	Bit Length selection for read	buffer3.	
	MSPI_RD2_BIT_SEL[2]	0	See description of '11109Ch'.		
4Fh	REG11109E	7:0	Default : 0xFF	Access : R/W	
(11109Eh)	MSPI_RD6_BIT_SEL[1:0]	7:6	Bit Length selection for read	<u>-</u>	
	MSPI_RD5_BIT_SEL[2:0]	5: 3	Bit Length selection for read	buffer5.	
	MSPI_RD4_BIT_SEL[2:0]	2:0	Bit Length selection for read buffer4.		
4Fh	REG11109F	7:0	Default : 0x0F	Access : R/W	
(11109Fh)	-	7:4	Reserved.		
	MSPI_RD7_BIT_SEL[2:0]	3:1	Bit Length selection for read	buffer7.	



MSPI0 Regi	ster (Bank = 1110)			
Index (Absolute)	Mnemonic	Bit	Description	
	MSPI_RD6_BIT_SEL[2]	0	See description of '11109Eh'.	
50h	REG1110A0	7:0	Default : 0x00	Access : R/W
(1110A0h)	-	7:1	Reserved.	
	LSB_FIRST	0	LSB of data transfer first.	
5Ah	REG1110B4	7:0	Default : 0x00	Access : WO
(1110B4h)	-	7:1	Reserved.	
	MSPI_TRIGGER	0	Start data transfer.	
5Bh	REG1110B6	7:0	Default : 0x00	Access : RO
(1110B6h)	-	7:1 Reserved.		
	MSPI_DONE_FLAG	0	Busy status, HW sets to one 1: Transfer done or interrupt 0: Transfer busy or interrupt	pending.
5Ch	REG1110B8	7:0	Default : 0x00	Access : WO
(1110B8h)	- XX O	7:1	Reserved.	
	MSPI_CLEAR_DONE_FLAG	0	SW needs to set this bit to cl	ear done flag or interrupt.
5Dh	REG1110BA	7:0	Default : 0x00	Access : RO, R/W
(1110BAh)	-00	7:3	Reserved.	
	SPI_WP_C	2	Write-protect input for SPI flash.	
~ (C	SPI_WP_OEN	1	Write-protect output enable (	(oen) for SPI flash.
6	SPI_WP_I	0	Write-protect output for SPI	flash.
5Eh	REG1110BC	7:0	Default : 0x00	Access: RO, R/W
(1110BCh)	-	7:3	Reserved.	
	SPI_HOLD_C	2	Hold input for SPI flash.	
	SPI_HOLD_OEN	1	Hold output enable (oen) for	SPI flash.
	SPI_HOLD_I	0	Hold output for SPI flash.	
5Fh	REG1110BE	7:0	Default : 0xFF	Access : R/W
(1110BEh)	CHIP_SELECT8	7	Chip-select for SPI Device6.  0: Enable.  1: Disable.	
	CHIP_SELECT7	6	Chip-select for SPI Device5. 0: Enable. 1: Disable.	
	CHIP_SELECT6	5	Chip-select for SPI Device4. 0: Enable. 1: Disable.	



MSPI0 Regi	ister (Bank = 1110)		
Index (Absolute)	Mnemonic	Bit	Description
	CHIP_SELECT5	4	Chip-select for SPI Device3.  0: Enable.  1: Disable.
	CHIP_SELECT4	3	Chip-select for SPI Device2.  0: Enable.  1: Disable.
	CHIP_SELECT3	2	Chip-select for SPI Device1.  0: Enable.  1: Disable.
	CHIP_SELECT2	1	Chip-select for SPI Device1. 0: Enable. 1: Disable.
	CHIP_SELECT1	0	Chip-select for SPI Device1.  0: Enable.  1: Disable.



### MIICO Register (Bank = 1118)

MIICO Regi	ster (Bank = 1118)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG111800	7:0	Default : 0x01	Access : R/W
(111800h)		7:0	MIIC configuration register. Bit[7]: reg_error_det_en. 0: Disable. 1: Enable. Bit[6]: reg_oen_push_en. 0: Disable. 1: Enable. Bit[5]: Enable filter. 0: Disable. 1: Enable. Bit[4]: Enable timeout interru 0: Disable. 1: Enable. Bit[3]: Enable clock stretchin. 0: Disable. 1: Enable. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: Enable DMA. 0: Disable. 1: Enable. Bit[1]: Reset. 0: Reset.	ipt.
01h	REG111802	7:0	1: Not reset.  Default: 0x00	Access : WO
(111802h)	-4	7:1	Reserved.	
	CMD_START	0	MIIC command. [0]: Start.	
01h	REG111803	7:0	Default : 0x00	Access : WO
(111803h)	-	7:1	Reserved.	
	CMD_STOP	0	MIIC command. [1]: Stop.	
02h	REG111804	7:0	Default : 0x00	Access : R/W
(111804h)	WDATA[7:0]	7:0	I2C write data.	
02h	REG111805	7:0	Default : 0x00	Access : RO



MIICO Regi	ster (Bank = 1118)			
Index (Absolute)	Mnemonic	Bit	Description	
(111805h)	-	7:1	Reserved.	
	WRITE_ACK	0	I2C ACK for write data from s	slave IIC.
03h	REG111806	7:0	Default : 0x00	Access : RO
(111806h)	RDATA[7:0]	7:0	I2C read data.	
03h	REG111807	7:0	Default : 0x00	Access : R/W
(111807h)	-	7:2	Reserved.	117
	ACK_BIT	1	I2C ACK for read data to slave IIC.	
	RDATA_EN	0	I2C read data trigger.	- DV
)4h	REG111808	7:0	Default : 0x00	Access : R/W
(111808h)	-	7:1	Reserved.	
	FLAG	0	MIIC interrupt flag.	
)5h	REG11180A	7:0	Default : 0x00	Access: RO
(11180Ah)	-	7:5	Reserved.	
	MIIC_STATE[4:0]	4:0	MIIC final state machine (debug only).	
_	REG11180B	7:0	Default : 0x00	Access : RO
(11180Bh)	-	7	Reserved.	
	MIIC_INT_STATUS[6:0]	6:0	interrupt status.	
		$\Delta$	[0]: Ic_start_det_intr.	
11	) - 1		[1]: Ic_stop_det_intr.	
5	7/		[2]: Ic_rx_done_intr.	
			[3]: Ic_tx_done_intr. [4]: Clock_stretching_intr.	
			[5]: Scl_error_inte.	
			[6]: Time_out_intr.	
)6h	REG11180C	7:0	Default : 0x00	Access : RO
11180Ch)	-/-, Y	7:5	Reserved.	
<b>-</b>	SCLO	4	Pad_SCLO.	
	\	3:2	Reserved.	
	SDAI	1	Pad_SDAI.	
	SCLI	0	Pad_SCLI.	
)8h	REG111810	7:0	Default : 0x00	Access : R/W
(111810h)	STOP_CNT[7:0]	7:0	This register sets the SCL and	d SDA count for stop.
)8h	REG111811	7:0	Default : 0x00	Access : R/W
(111811h)	STOP_CNT[15:8]	7:0	See description of '111810h'.	•



T	M.,	D.:	December 1	
Index (Absolute)	Mnemonic	Bit	Description	
09h	REG111812	7:0	Default : 0x00	Access : R/W
(111812h)	HCNT[7:0]	7:0	This register sets the SCL clock high-period coun	
09h	REG111813	7:0	Default : 0x00	Access : R/W
(111813h)	HCNT[15:8]	7:0	See description of '111812h'.	
0Ah	REG111814	7:0	Default : 0x00	Access : R/W
(111814h)	LCNT[7:0]	7:0	This register sets the SCL clo	ock low-period count.
0Ah	REG111815	7:0	Default : 0x00	Access: R/W
(111815h)	LCNT[15:8]	7:0	See description of '111814h'	
0Bh	REG111816	7:0	Default : 0x00	Access : R/W
(111816h)	SDA_CNT[7:0]	7:0	This register sets the clock count between falling edge	
			SCL and SDA.	
0Bh	REG111817	7:0	Default : 0x00	Access : R/W
(111817h)	SDA_CNT[15:8]	7:0	See description of '111816h'.	
0Ch	REG111818	7:0	Default: 0x00	Access : R/W
	START_CNT[7:0]	7:0	This register sets the SCL ar	d SDA count for start.
_	REG111819	7:0	Default : 0x00	Access : R/W
(111819h)	START_CNT[15:8]	7:0	See description of '111818h'	
0Dh	REG11181A	7:0	Default : 0x00	Access : R/W
(11181Ah)	DATA_LAT_CNT[7:0]	7:0	This register sets the data la	tch timing.
0Dh	REG11181B	7:0	Default: 0x00	Access : R/W
(111 <mark>81</mark> Bh)	DATA_LAT_CNT[15:8]	7:0	See description of '11181Ah'	
0Eh	REG11181C	7:0	Default : 0x00	Access : R/W
(11181Ch)	TIMEOUT_CNT[7:0]	7:0	This register sets timing dela	ay of timeout interrupt
			occurred.	T
0Eh	REG11181D	7:0	Default : 0x00	Access : R/W
(11181Dh)	TIMEOUT_CNT[15:8]	7:0	See description of '11181Ch'	'. T
0Fh	REG11181E	7:0	Default : 0x00	Access : R/W
(11181Eh)	-	7:3	Reserved.	
	SCLI_DELAY[2:0]	2:0	Reserved.	ı
20h	REG111840	7:0	Default: 0x1A	Access: RO, R/W
(111840h)	-	7:6	Reserved.	
	MIU_NS	5	MIU secure bit.	
	MIU_PRIORITY	4	Set MIU priority.	



MIICO Regis	ster (Bank = 1118)			
Index (Absolute)	Mnemonic	Bit	Description	
	MIU_RST	3	MIU software reset.	
	DMA_CFG[2:0]	2:0	DMA configuration register. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: DMA software Reset. 0: Reset. 1: Not reset.	
21h	REG111842	7:0	Default : 0x00	Access : R/W
(111842h)	MIU_ADDR[7:0]	7:0	Get tx data or put rx data add	dress in DRAM.
21h	REG111843	7:0	Default : 0x00	Access : R/W
(111843h)	MIU_ADDR[15:8]	7:0	See description of '111842h'.	
22h	REG111844	7:0	Default : 0x00	Access: R/W
(111844h)	MIU_ADDR[23:16]	7:0	See description of '111842h'.	
22h	REG111845	7:0	Default: 0x00	Access : R/W
(111845h)	MIU_ADDR[31:24]	7:0	See description of '111842h'.	
23h	REG111846	7:0	Default : 0x00	Access : R/W
(111846h)	MIU_SEL	7	MIIC channel select.	
	DEAD CMD	6	MIIC transfer format.	
ci <sup>C</sup>	READ_CMD		1: Read. 0: Write.	
Sic	STOP_DISABLE	5		
Sic	<b>5</b>	5	0: Write.  MIIC transfer format.  1: S + data	
24h	<b>5</b>		0: Write.  MIIC transfer format.  1: S + data  0: S + data + P.	Access : R/W
24h (111848h)	STOP_DISABLE	4:0	0: Write.  MIIC transfer format.  1: S + data  0: S + data + P.  Reserved.	Access : R/W
	STOP_DISABLE	4:0 <b>7:0</b>	0: Write.  MIIC transfer format.  1: S + data  0: S + data + P.  Reserved.  Default: 0x00	ear transfer_done flag or he subsequent DMA
	STOP_DISABLE  - REG111848	4:0 <b>7:0</b> 7:1	0: Write.  MIIC transfer format.  1: S + data  0: S + data + P.  Reserved.  Default: 0x00  Reserved.  SW needs to set this bit to clean the content of the content	ear transfer_done flag or he subsequent DMA
(111848h)	STOP_DISABLE  - REG111848 - DMA_TRANSFER_DONE  REG11184A	4:0 <b>7:0</b> 7:1 0	0: Write.  MIIC transfer format.  1: S + data  0: S + data + P.  Reserved.  Default : 0x00  Reserved.  SW needs to set this bit to cleinterrupt in order to receive the transfer_done flag or interrupt.	ear transfer_done flag or he subsequent DMA ot. Access : R/W
(111848h) 25h	STOP_DISABLE  - REG111848 - DMA_TRANSFER_DONE  REG11184A	4:0 <b>7:0</b> 7:1 0	0: Write.  MIIC transfer format.  1: S + data  0: S + data + P.  Reserved.  Default : 0x00  Reserved.  SW needs to set this bit to clean the content of the content	ear transfer_done flag or he subsequent DMA ot. Access : R/W
(111848h) 25h (11184Ah)	STOP_DISABLE  - REG111848  DMA_TRANSFER_DONE  REG11184A  CMD_DATA[7:0]  REG11184B	4:0 <b>7:0</b> 7:1 0 <b>7:0</b> 7:0	0: Write.  MIIC transfer format.  1: S + data  0: S + data + P.  Reserved.  Default : 0x00  Reserved.  SW needs to set this bit to cleinterrupt in order to receive the transfer_done flag or interrupt.  Default : 0x00  I2C Tx Data Buffer and Communications.	ear transfer_done flag or he subsequent DMA ot.  Access: R/W nand.



MIICO Regi	ster (Bank = 1118)				
Index (Absolute)	Mnemonic	Bit	Description		
(11184Ch)	CMD_DATA[23:16]	7:0	See description of '11184Ah'.		
26h	REG11184D	7:0	Default : 0x00	Access : R/W	
(11184Dh)	CMD_DATA[31:24]	7:0	See description of '11184Ah'.		
27h	REG11184E	7:0	Default : 0x00	Access : R/W	
(11184Eh)	CMD_DATA[39: 32]	7:0	See description of '11184Ah'.		
27h	REG11184F	7:0	Default: 0x00	Access : R/W	
(11184Fh)	CMD_DATA[47:40]	7:0	See description of '11184Ah'.		
28h	REG111850	7:0	Default : 0x00	Access : R/W	
(111850h)	CMD_DATA[55:48]	7:0	See description of '11184Ah'.		
28h	REG111851	7:0	Default : 0x00	Access : R/W	
(111851h)	CMD_DATA[63: 56]	7:0	See description of '11184Ah'.	L 2/4	
29h	REG111852	7:0	Default : 0x00	Access: R/W	
(111852h)	-	7:4	Reserved.		
	CMD_LEN[3:0]	3:0	Transfer command register length (0~8).		
2Ah	REG111854	7:0	Default: 0x00	Access : R/W	
(111854h)	DATA_LEN[7:0]	7:0	Transfer command register length.		
2Ah	REG111855	7:0	Default : 0x00	Access : R/W	
(111855h)	DATA_LEN[15:8]	7:0	See description of '111854h'.		
2Bh	REG111856	7:0	Default: 0x00	Access : R/W	
(111856h)	DATA_LEN[23:16]	7:0	See description of '111854h'.		
2Bh	REG111857	7:0	Default: 0x00	Access : R/W	
(111857h)	DATA_LEN[31:24]	7:0	See description of '111854h'.		
2Ch	REG111858	7:0	Default : 0x00	Access : RO	
(111858h)	DMA_TC[7:0]	7:0	DMA transfer count register f	for MIICO (debug only).	
2Ch	REG111859	7:0	Default : 0x00	Access : RO	
(111859h)	DMA_TC[15:8]	7:0	See description of '111858h'.	<del>-</del>	
2Dh	REG11185A	7:0	Default : 0x00	Access : RO	
(11185Ah)	DMA_TC[23:16]	7:0	See description of '111858h'.		
2Dh	REG11185B	7:0	Default : 0x00	Access : RO	
(11185Bh)	DMA_TC[31:24]	7:0	See description of '111858h'.		
2Eh	REG11185C	7:0	Default : 0x00	Access : R/W	
(11185Ch)	SAR[7:0]	7:0	I2C Slave Address.		
			[9:0]: 10-bit mode slave add	ress.	



MIICO Regi	MIICO Register (Bank = 1118)					
Index (Absolute)	Mnemonic	Bit	Description			
			[6:0]: Normal mode slave ad	ddress.		
2Eh	REG11185D	7:0	Default : 0x00	Access : R/W		
(11185Dh)	-	7:3	Reserved.			
	10BIT_MODE	2	<ul><li>I2C Slave Address mode setting.</li><li>1: 10-bit mode slave address.</li><li>0: Normal mode slave address.</li></ul>			
	SAR[9: 8]	1:0	See description of '11185Ch'.			
2Fh (11185Eh)	REG11185E	7:0	Default : 0x00	Access : R/W		
	-	7:1	Reserved.	XX		
	DMA_TRIGGER	0	DMA transfer trigger.			
2Fh	REG11185F	7:0	Default : 0x00	Access : R/W		
(11185Fh)	-	7:1	Reserved.			
	RE_TRIGGER	0	DMA transfer RE_TRIGGER, for data transfer not complete.			
31h	REG111862	7:0	Default: 0x00	Access : RO		
(111862h)	STATE[7:0]	7:0	DMA FSM (debug only).			
31h	REG111863	7:0	Default : 0x00	Access : RO		
(111863h)		7:1	Reserved.			
	MIU_LAST_DONE_Z 0 MIU last done z (debug only).		·).			



### MIIC1 Register (Bank = 1119)

MIIC1 Regis	ster (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG111900	7:0	Default : 0x01	Access : R/W
(111900h)	MIIC_CFG[7:0]	7:0	MIIC configuration register. Bit[7]: reg_error_det_en. 0: Disable. 1: Enable. Bit[6]: reg_oen_push_en. 0: Disable. 1: Enable. Bit[5]: Enable filter. 0: Disable. 1: Enable. Bit[4]: Enable timeout interru 0: Disable. 1: Enable. Bit[3]: Enable clock stretchin. 0: Disable. 1: Enable. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: Enable DMA. 0: Disable. 1: Enable. Bit[1]: Reset. 0: Reset.	ipt.
016	DEC111003	7.0	1: Not reset.	Access : WO
01h (111902h)	REG111902	<b>7:0</b>	Default : 0x00	ACCESS : VVO
(=====================================	CMD_START	7:1 0	Reserved.  MIIC command.  [0]: Start.	
01h	REG111903	7:0	Default : 0x00	Access : WO
(111903h)	-	7:1	Reserved.	,
	CMD_STOP	0	MIIC command. [1]: Stop.	
02h	REG111904	7:0	Default : 0x00	Access : R/W
(111904h)	WDATA[7:0]	7:0	I2C write data.	
02h	REG111905	7:0	Default : 0x00	Access : RO



MIIC1 Regis	ster (Bank = 1119)				
Index (Absolute)	Mnemonic	Bit	Description		
(111905h)	-	7:1	Reserved.		
	WRITE_ACK	0	I2C ACK for write data from slave IIC.		
03h	REG111906	7:0	Default : 0x00	Access : RO	
(111906h)	RDATA[7:0]	7:0	I2C read data.		
03h	REG111907	7:0	Default : 0x00	Access : R/W	
(111907h)	-	7:2	Reserved.		
	ACK_BIT	1	I2C ACK for read data to slave IIC.		
	RDATA_EN	0	I2C read data trigger.		
04h	REG111908	7:0	Default : 0x00	Access : R/W	
(111908h)	-	7:1	Reserved.	14-	
	FLAG	0	MIIC interrupt flag.	L 7/4	
05h	REG11190A	7:0	Default : 0x00	Access : RO	
(11190Ah)	-	7:5	Reserved.		
	MIIC_STATE[4:0]	4:0	MIIC final state machine (debug only).		
05h	REG11190B	7:0	Default: 0x00	Access : RO	
(11190Bh)		7	Reserved.		
	MIIC_INT_STATUS[6:0]	6:0	Interrupt status.		
. ^			[0]: Ic_start_det_intr.		
			[1]: Ic_stop_det_intr. [2]: Ic_rx_done_intr.		
			[3]: Ic_tx_done_intr.		
			[4]: Clock_stretching_intr.		
		3	[5]: Scl_error_inte.		
			[6]: Time_out_intr.		
06h (11190Ch)	REG11190C	7:0	Default : 0x00	Access : RO	
(11190CII)		7:5	Reserved.		
	SCLO	4	Pad_SCLO.		
	- \	3:2	Reserved.		
	SDAI	1	Pad_SDAI.		
	SCLI	0	Pad_SCLI.	_	
08h	REG111910	7:0	Default : 0x00	Access: R/W	
(111910h)	STOP_CNT[7:0]	7:0	This register sets the SCL and	·	
08h	REG111911	7:0	Default : 0x00	Access : R/W	
(111911h)	STOP_CNT[15:8]	7:0	See description of '111910h'.		



	ster (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description	
09h	REG111912	7:0	Default : 0x00	Access: R/W
(111912h)	HCNT[7:0]	7:0	This register sets the SCL clock high-period coun	
09h	REG111913	7:0	Default : 0x00	Access : R/W
(111913h)	HCNT[15:8]	7:0	See description of '111912h'.	
0Ah	REG111914	7:0	Default: 0x00	Access : R/W
(111914h)	LCNT[7:0]	7:0	This register sets the SCL clo	ock low-period count.
0Ah	REG111915	7:0	Default : 0x00	Access: R/W
(111915h)	LCNT[15:8]	7:0	See description of '111914h'	7 31
0Bh	REG111916	7:0	Default : 0x00	Access : R/W
(111916h)	SDA_CNT[7:0]	7:0	This register sets the clock count between falling edge	
			SCL and SDA.	
0Bh	REG111917	7:0	Default : 0x00	Access : R/W
(111917h)	SDA_CNT[15:8]	7:0	See description of '111916h'	
0Ch	REG111918	7:0	Default: 0x00	Access: R/W
	START_CNT[7:0]	7:0	This register sets the SCL an	d SDA count for start.
_	REG111919	7:0	Default : 0x00	Access : R/W
(111919h)	START_CNT[15:8]	7:0	See description of '111918h'	•
0Dh	REG11191A	7:0	Default : 0x00	Access : R/W
(11191Ah)	DATA_LAT_CNT[7:0]	7:0	This register sets the data la	tch timing.
0Dh	REG11191B	7:0	Default: 0x00	Access : R/W
(111 <mark>91</mark> Bh)	DATA_LAT_CNT[15:8]	7:0	See description of '11191Ah'	
0Eh	REG11191C	7:0	Default : 0x00	Access : R/W
(11191Ch)	TIMEOUT_CNT[7:0]	7:0	This register sets timing dela	y of timeout interrupt
			occurred.	
0Eh	REG11191D	7:0	Default : 0x00	Access: R/W
(11191Dh)	TIMEOUT_CNT[15:8]	7:0	See description of '11191Ch'	
0Fh	REG11191E	7:0	Default : 0x00	Access: R/W
(11191Eh)	-	7:3	Reserved.	
	SCLI_DELAY[2:0]	2:0	Reserved.	
20h	REG111940	7:0	Default : 0x1A	Access: RO, R/W
(111940h)	-	7:6	Reserved.	
	MIU_NS	5	MIU secure bit.	
	MIU_PRIORITY	4	Set MIU priority.	



MIIC1 Regi	ster (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description	
	MIU_RST	3	MIU software reset.	
	DMA_CFG[2:0]	2:0	DMA configuration register. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: DMA software Reset. 0: Reset. 1: Not reset.	
21h	REG111942	7:0	Default: 0x00	Access : R/W
(111942h)	MIU_ADDR[7:0]	7:0	Get tx data or put rx data ad	dress in DRAM.
21h	REG111943	7:0	Default : 0x00	Access : R/W
(111943h)	MIU_ADDR[15:8]	7:0	See description of '111942h'.	
22h	REG111944	7:0	Default : 0x00	Access: R/W
(111944h)	MIU_ADDR[23:16]	7:0	See description of '111942h'.	
22h	REG111945	7:0	Default: 0x00	Access : R/W
(111945h)	MIU_ADDR[31:24]	7:0	See description of '111942h'.	
23h	REG111946	7:0	Default : 0x00	Access : R/W
(111946h)	MIU_SEL	7	MIIC channel select.	
cic	READ_CMD	6	MIIC transfer format.  1: Read.  0: Write.	
	STOP_DISABLE	5	MIIC transfer format.  1: S + data  0: S + data + P.	
	-	4:0	Reserved.	
24h				
24h	REG111948	7:0	Default : 0x00	Access : R/W
24h (111948h)	REG111948	<b>7:0</b> 7:1		Access : R/W
	REG111948		Default : 0x00	ear transfer_done flag or he subsequent DMA
		7:1	Default: 0x00  Reserved.  SW needs to set this bit to clainterrupt in order to receive to	ear transfer_done flag or he subsequent DMA
(111948h)	DMA_TRANSFER_DONE	7:1 0	Default: 0x00  Reserved.  SW needs to set this bit to clainterrupt in order to receive the transfer_done flag or interrupt.	ear transfer_done flag or he subsequent DMA ot.  Access: R/W
(111948h) 25h	DMA_TRANSFER_DONE  REG11194A	7:1 0 <b>7:0</b>	Default: 0x00  Reserved.  SW needs to set this bit to clain terrupt in order to receive the transfer_done flag or interrupt Default: 0x00	ear transfer_done flag or he subsequent DMA ot.  Access: R/W
(111948h) 25h (11194Ah)	DMA_TRANSFER_DONE  REG11194A  CMD_DATA[7:0]	7:1 0 <b>7:0</b> 7:0	Default: 0x00  Reserved.  SW needs to set this bit to clain terrupt in order to receive the transfer_done flag or interrupt in terrupt Default: 0x00  I2C Tx Data Buffer and Communications in the communication of the com	ear transfer_done flag or he subsequent DMA ot.  Access: R/W mand.  Access: R/W



MIIC1 Region	ster (Bank = 1119)			
Index	Mnemonic	Bit	Description	
(Absolute)				
(11194Ch)	CMD_DATA[23:16]	7:0	See description of '11194Ah'.	
26h	REG11194D	7:0	Default : 0x00	Access : R/W
(11194Dh)	CMD_DATA[31:24]	7:0	See description of '11194Ah'.	
27h	REG11194E	7:0	Default : 0x00	Access : R/W
(11194Eh)	CMD_DATA[39: 32]	7:0	See description of '11194Ah'.	
27h	REG11194F	7:0	Default: 0x00	Access : R/W
(11194Fh)	CMD_DATA[47:40]	7:0	See description of '11194Ah'.	
28h	REG111950	7:0	Default : 0x00	Access : R/W
(111950h)	CMD_DATA[55:48]	7:0	See description of '11194Ah'.	$\lambda \lambda$
28h	REG111951	7:0	Default : 0x00	Access : R/W
(111951h)	CMD_DATA[63: 56]	7:0	See description of '11194Ah'.	L 14
29h	REG111952	7:0	Default : 0x00	Access: R/W
(111952h)	-	7:4	Reserved.	
	CMD_LEN[3:0]	3:0	Transfer command register length (0~8).	
(4440541-)	REG111954	7:0	Default: 0x00	Access : R/W
	DATA_LEN[7:0]	7:0	Transfer command register le	ength.
2Ah	REG111955	7:0	Default : 0x00	Access : R/W
(111955h)	DATA_LEN[15:8]	7:0	See description of '111954h'.	
2Bh	REG111956	7:0	Default: 0x00	Access : R/W
(111956h)	DATA_LEN[23:16]	7:0	See description of '111954h'.	
2Bh	REG111957	7:0	Default: 0x00	Access : R/W
(111957h)	DATA_LEN[31:24]	7:0	See description of '111954h'.	
2Ch	REG111958	7:0	Default : 0x00	Access : RO
(111958h)	DMA_TC[7:0]	7:0	DMA transfer count register f	for MIICO (debug only).
2Ch	REG111959	7:0	Default : 0x00	Access : RO
(111959h)	DMA_TC[15:8]	7:0	See description of '111958h'.	T
2Dh	REG11195A	7:0	Default : 0x00	Access : RO
(11195Ah)	DMA_TC[23:16]	7:0	See description of '111958h'.	T
2Dh	REG11195B	7:0	Default : 0x00	Access : RO
(11195Bh)	DMA_TC[31:24]	7:0	See description of '111958h'.	T
2Eh	REG11195C	7:0	Default : 0x00	Access : R/W
(11195Ch)	SAR[7:0]	7:0	I2C Slave Address.	
			[9:0]: 10-bit mode slave add	ress.



MIIC1 Regi	MIIC1 Register (Bank = 1119)					
Index (Absolute)	Mnemonic	Bit	Description			
			[6:0]: Normal mode slave ac	ldress.		
2Eh	REG11195D	7:0	Default : 0x00	Access : R/W		
(11195Dh)	-	7:3	Reserved.			
	10BIT_MODE	2	<ul><li>I2C Slave Address mode setting.</li><li>1: 10-bit mode slave address.</li><li>0: Normal mode slave address.</li></ul>			
	SAR[9: 8]	1:0	See description of '11195Ch'.			
2Fh (11195Eh)	REG11195E	7:0	Default: 0x00	Access : R/W		
	-	7:1	Reserved.	XX		
	DMA_TRIGGER	0	DMA transfer trigger.			
2Fh	REG11195F	7:0	Default : 0x00	Access : R/W		
(11195Fh)	-	7:1	Reserved.			
	RE_TRIGGER	0	DMA transfer RE_TRIGGER, for data transfer not complete.			
31h	REG111962	7:0	Default: 0x00	Access : RO		
(111962h)	STATE[7:0]	7:0	DMA FSM (debug only).			
31h	REG111963	7:0	Default : 0x00	Access : RO		
(111963h)	-	7:1	Reserved.			
	MIU_LAST_DONE_Z	0 MIU last done z (debug only).		).		



#### **REGISTER TABLE REVISION HISTORY**

Date	Bank	Register
05/16/2019		Created first version

