HEF4543B

BCD to 7-segment latch/decoder/driver

Rev. 05 — 27 October 2009

Product data sheet

1. General description

The HEF4543B is a BCD to 7-segment latch/decoder/driver for liquid crystal and LED displays. It has four address inputs (D0 to D3), an active LOW latch enable input (\overline{LE}), an active HIGH blanking input (BL), an active HIGH phase input (PH) and seven buffered segment outputs (Qa to Qg).

The circuit provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment decoder/driver. It can invert the logic levels of the output combination. The phase (PH), blanking (BL) and latch enable $(\overline{\text{LE}})$ inputs are used to reverse the function table phase, blank the display and store a BCD code, respectively.

For liquid crystal displays, a square-wave is applied to PH and the electrical common back-plane of the display. The outputs of the device are directly connected to the segments of the liquid crystal.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input. It is also suitable for use over the full industrial (–40 °C to +85 °C) temperature range.

2. Features

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the full industrial temperature range -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

3. Applications

Industrial

4. Ordering information

Table 1. Ordering information


All types operate from -40 °C to +85 °C

Type number	Package							
	Name	Description	Version					
HEF4543BP	DIP16	plastic dual in-line package; 16-leads (300 mil)	SOT38-4					
HEF4543BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					




BCD to 7-segment latch/decoder/driver

5. Functional diagram




BCD to 7-segment latch/decoder/driver



BCD to 7-segment latch/decoder/driver

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
LE	1	latch enable input (active LOW)
D0 to D3	5, 3, 2, 4	address (data) input
PH	6	phase input (active HIGH)
BL	7	blanking input (active HIGH)
V _{SS}	8	ground supply voltage
Qa to Qg	9, 10, 11, 12, 13, 15, 14	segment output
V_{DD}	16	supply voltage

BCD to 7-segment latch/decoder/driver


7. Functional description

Table 3. Function table [1]

Input	s						Outp	uts						
LE	BL	PH [2]	D3	D2	D1	D0	Qa	Qb	Qc	Qd	Qe	Qf	Qg	Display
Χ	Н	L	X	Χ	Χ	Χ	L	L	L	L	L	L	L	blank
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
Н	L	L	L	L	L	Н	L	Н	Н	L	L	L	L	1
Н	L	L	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
Н	L	L	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
Н	L	L	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
Н	L	L	L	Н	Н	L	Н	L	Н	Н	Н	Н	Н	6
Н	L	L	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
Н	L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
Н	L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	9
Н	L	L	Н	L	Н	Χ	L	L	L	L	L	L	L	blank
Н	L	L	Н	Н	Χ	Χ	L	L	L	L	L	L	L	blank
L	L	L	Χ	Χ	Χ	Χ	n.c.							n.c
as ab	ove	Н	as ab	ove			invers	se of abo	ove					as above

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care,: n.c. = no change.

^[2] For liquid crystal displays, apply a square-wave to PH; For common cathode LED displays, select PH = LOW; For common anode LED displays, select PH = HIGH.



8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
V_{I}	input voltage		-0.5	$V_{DD} + 0.5$	V
I _{I/O}	input/output current		-	±10	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C

HEF4543B_5 © NXP B.V. 2009. All rights reserved.

BCD to 7-segment latch/decoder/driver

Table 4. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
P _{tot}	total power dissipation	DIP16 package	<u>[1]</u> _	750	mW
		SO16 package	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
		$V_{DD} = 10 \text{ V}$	-	-	0.5	μs/V
		$V_{DD} = 15 \text{ V}$	-	-	0.08	μs/V

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$; $V_I = V_{SS} \ or \ V_{DD} \ unless \ otherwise \ specified.$

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	–40 °C	T _{amb} =	25 °C	T _{amb} =	85 °C	Unit
				Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$ I_{O} < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$ I_{O} < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V_{OH}	HIGH-level output voltage		5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V_{OL}	LOW-level output voltage	$ I_{O} < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-1.7	-	-1.4	-	-1.1	-	mΑ
		$V_0 = 4.6 \text{ V}$	5 V	-0.52	-	-0.44	-	-0.36	-	mΑ
		$V_0 = 9.5 \text{ V}$	10 V	-1.3	-	-1.1	-	-0.9	-	mΑ
		V _O = 13.5 V	15 V	-3.6	-	-3.0	-	-2.4	-	mΑ

^[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

BCD to 7-segment latch/decoder/driver

 Table 6.
 Static characteristics ...continued

 $V_{SS} = 0 \ V$; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} =	-40 °C	T _{amb} =	= 25 °C	T _{amb} = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
I_{OL}	I _{OL} LOW-level output current	$V_0 = 0.4 \ V$	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_0 = 0.5 \ V$	10 V	1.3	-	1.1	-	0.9	-	mΑ
		$V_0 = 1.5 \text{ V}$	15 V	3.6	-	3.0	-	2.4	-	mA
l _l	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I _{DD}	supply current	I _O = 0 A	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
C _I	input capacitance		-	-	-	-	7.5	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \,^{\circ}\text{C}$; For test circuit see Figure 7;unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula[1]	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	Dn to Qn;	5 V	153 ns + (0.55 ns/pF) C_L	-	180	360	ns
	propagation delay	see Figure 5	10 V	64 ns + (0.23 ns/pF) C _L	-	75	150	ns
			15 V	47 ns + (0.16 ns/pF) C _L	-	55	110	ns
		LE to Qn;	5 V	143 ns + (0.55 ns/pF) C_L	-	170	340	ns
		see Figure 5	10 V	69 ns + (0.23 ns/pF) C_L	-	80	160	ns
			15 V	52 ns + (0.16 ns/pF) C_L	-	60	120	ns
		BL to Qn;	5 V	118 ns + (0.55 ns/pF) C _L	-	145	290	ns
		see Figure 5	10 V	54 ns + (0.23 ns/pF) C _L	-	65	130	ns
			15 V	37 ns + (0.16 ns/pF) C_L	-	45	90	ns
t _{PLH}	LOW to HIGH	Dn to Qn;	5 V	153 ns + (0.55 ns/pF) C _L	-	180	360	ns
	propagation delay	see Figure 5	10 V	64 ns + (0.23 ns/pF) C _L	-	75	150	ns
			15 V	47 ns + (0.16 ns/pF) C _L	-	55	110	ns
		LE to Qn;	5 V	163 ns + (0.55 ns/pF) C _L	-	190	380	ns
		see Figure 5	10 V	69 ns + (0.23 ns/pF) C _L	-	80	160	ns
			15 V	52 ns + (0.16 ns/pF) C_L	-	60	120	ns
		BL to Qn;	5 V	98 ns + (0.55 ns/pF) C_L	-	125	250	ns
		see Figure 5	10 V	54 ns + (0.23 ns/pF) C _L	-	55	110	ns
			15 V	32 ns + (0.16 ns/pF) C_L	-	40	80	ns
t _t	transition time	pin Qn;	5 V	10 ns + (1.00 ns/pF) C _L	-	60	120	ns
		see Figure 5	10 V	9 ns + (0.42 ns/pF) C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF) C _L	-	20	40	ns
t _{su}	set-up time	Dn to LE;	5 V		40	20	-	ns
		see Figure 6	10 V		20	5	-	ns
			15 V		15	0	-	ns

BCD to 7-segment latch/decoder/driver

 Table 7.
 Dynamic characteristics ...continued

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \,^{\circ}\text{C}$; For test circuit see Figure 7;unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula[1]	Min	Тур	Max	Unit
t _h	h hold time	D_n to \overline{LE} ;	5 V		0	-15	-	ns
		see Figure 6	10 V		15	0	-	ns
			15 V		20	5	-	ns
t_W	pulse width	pin LE HIGH; minimum width; see Figure 6	5 V		60	30	-	ns
			10 V		30	15	-	ns
			15 V		20	10	-	ns


^[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

Table 8. Dynamic power dissipation P_D

 P_D can be calculated from the formulas shown. $V_{SS} = 0$ V; $t_r = t_f \le 20$ ns; $T_{amb} = 25$ °C.


Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power	5 V	$P_D = 2200 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f_i = input frequency in MHz,
	dissipation	10 V	$P_D = 10400 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	f_o = output frequency in MHz,
		15 V	$P_D = 33000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	C_L = output load capacitance in pF,
				V_{DD} = supply voltage in V,
				$\Sigma(C_L \times f_0)$ = sum of the outputs.

12. Waveforms




HEF4543B_5 © NXP B.V. 2009. All rights reserved.


BCD to 7-segment latch/decoder/driver



BCD to 7-segment latch/decoder/driver



a. Input waveforms



b. Test circuit

Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

Fig 7. Test circuit for switching times

Table 9. Test data


Supply voltage	Input	Input						
	VI	V _M	t _r , t _f	CL				
5 V to 15 V	V_{DD}	0.5V _I	≤ 20 ns	50 pF				


13. Application information


Some examples of applications for the HEF4543B are:

- Driving LCD displays
- Driving LED displays
- · Driving fluorescent displays
- Driving incandescent displays
- Driving gas discharge displays

BCD to 7-segment latch/decoder/driver








HEF4543B_5 © NXP B.V. 2009. All rights reserved.

14. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT38-4						95-01-14 03-02-13	


Fig 13. Package outline SOT38-4 (DIP16)

© NXP B.V. 2009. All rights reserved.

HEF4543B NXP Semiconductors

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
	VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
	SOT109-1	076E07	MS-012			99-12-27 03-02-19
-					7	00-02-1

Fig 14. Package outline SOT109-1 (SO16)

HEF4543B_5 © NXP B.V. 2009. All rights reserved.

BCD to 7-segment latch/decoder/driver

15. Abbreviations

Table 10. Abbreviations

Acronym	Description
DUT	Device Under Test

16. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4543B_5	20091027	Product data sheet	-	HEF4543B_4
Modifications:		Features" ESD entry remove Recommended operating con		undated
		'Abbreviations" ESD entries		apuateu.
HEF4543B_4	20090317	Product data sheet	-	HEF4543B_CNV_3
HEF4543B_CNV_3	19950101	Product specification	-	HEF4543B_CNV_2
HEF4543B_CNV_2	19950101	Product specification	-	-

BCD to 7-segment latch/decoder/driver

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#EF4543B_5 © NXP B.V. 2009. All rights reserved.

HEF4543B NXP Semiconductors

BCD to 7-segment latch/decoder/driver

19. Contents

1	General description
2	Features
3	Applications
4	Ordering information
5	Functional diagram 2
6	Pinning information 4
6.1	Pinning
6.2	Pin description 4
7	Functional description 5
8	Limiting values 5
9	Recommended operating conditions 6
10	Static characteristics 6
11	Dynamic characteristics
12	Waveforms
13	Application information 10
14	Package outline 12
15	Abbreviations
16	Revision history
17	Legal information
17.1	Data sheet status
17.2	Definitions
17.3	Disclaimers
17.4	Trademarks15
18	Contact information
19	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

