- 1. More on bus specifics
 - a. Last time discussing methods of bus arbitration
 - b. Who gets bus when, and how is it decided?
 - i. Centralized bus controller allocates time on bus
 - 1. Bus Request Line OR all requests from devices on bus
 - 2. Bus Grant Line daisy chain across all devices
 - a. Order of devices on line determines priority
 - ii. Distributed each module contains logic to access bus, work together to share bus
 - 1. Arbitration Line bus is being granted right now
 - 2. Busy Line bus is being used
 - 3. Bus Request if another device wants to use the bus
 - a. Conflicts settled by priority or random back-off
 - b. Random back-off each device waits a random amount of time before requesting again
 - c. Timing mechanisms
 - i. Synchronous
 - 1. Actions take place at specific clock cycles
 - 2. Simpler to implement and test, but less flexible
 - ii. Asynchronous
 - 1. Occurrence of an event follows and depends on occurrence of previous event
 - 2. CPU waits for ACK from memory before sending next command
 - 3. Allows for both slow and fast devices
 - 4. Easier to upgrade, but means more logic

2. Interrupts

- a. Why do we need interrupts?
 - i. OS handles the interface between internal and external portions of machine
 - ii. Large speed disparity between CPU and other I/O devices
 - 1. Keyboard 100 ms
 - 2. Disk drive 10 ms
 - 3. CPU 1 ns
- b. How can we deal with I/O?
 - i. Busy waiting OS sits in loop, waiting for key to be pressed
 - 1. Instant response, but must keep checking all the time
 - ii. Polling OS checks with device every now and then
 - 1. Less wasted CPU time, but less responsive
 - iii. Interrupt change in program flow generated by external or internal event
 - 1. Imagine getting a notification on your phone
 - 2. Type of notification determines how you respond to it
- c. What do we need to implement an interrupt?
 - i. Must preserve current state
 - 1. Need to come back to this place later
 - ii. Jump to the correct interrupt service routine / subroutine (ISR) based on the interrupt type
 - 1. ISR handles the interrupt
 - iii. Interrupt needs to be invisible, so current state can be restored correctly
 - 1. Like the interrupt never happened
- d. Changes we need to make to support interrupts (incomplete list)
 - i. Modify our original program order of Fetch, Decode, Execute
 - 1. Add Check for interrupts to the beginning or end (CFDE or FDEC)

- ii. Add a place in memory to store the ISR code / instructions
 - 1. Need to protect this place in memory from being modified by any user processes
 - 2. ISRs tend to be privileged to handle data from hard drive, caches, so on
 - a. If not protected, malicious programs can modify ISR
 - b. Modified code would run any time interrupt is handled by OS