



* Initial pulse must be set to reset [details in a melosite]





diodes added ...

Now, assume & nodes.



Defoult system is to have Ao, A1, A2, A3 connected to N1.

Aq to N2. A5, A6, A7, A8 to mo N3. Aq to NA

We want to Assuming the counter full cycle time is 1005,


N's w oug E'M oft the 402

105 transition


N, s off and E, W on for 90 s


105 transition.

This one cycle of counter allocates 50%. three to one line, and other 50% to the other lane.




When one lane has more traffic then another, we want the next eycle to have more time on for that liane. So:





How to d this? We use latching switches.

-Basic idea is to have a traffic check when counter is at A9. Using comparators and adders, we can do such. Assume traffic has to be 13' more than other, in order to shift weights.




If Jns greater than JEW by 3 or more, 1st circuit output tre.

" JEW " " Jns " " " 2nd " " tre.

Other two outputs of comparator circuit not used.


Lets call the 1st circuit ortput NSbig. And 2nd circuit ortput EWbig. Comparison is only done on when last digit of cornter hoppens.

Now, let us take A3, A4, A5 and work with connecting them to N1, N2 and N3. It should look something, like this:



Check 1, Check 2, Check 3 - what are these ? We use. latching elements so that they stay on and till the next check. We use SR latches for this.

Check's circuit:



When EWbig == 5V, Q is 1.

Q stays 1 beven when EWbig
disappears [only exists for duration of A9]


S=1, R=0 -> 2=1.

A8 used to reset latch at 9th part of a cycle [A8]

Then, S=0, R=1 so that Q=0 [resetted].

Once decision is made during A9 cycle, attether 920 or 1, it stays that way till comber does full revolution to AS; then it resets to O.

Check3 circuit:



same logic as before.

NS big == 5v, 9 is 1.

The setting is done when A9 is high. Stays high till next that may till next cycle A8.

A8 == high resets latch so that

Check 2 cirwit

Ch1_P This stays one when Asbig and Elibig are both zero.

[When WS teaffic and EW traffic has a difference of

2 or less].


The same is repea Essentially, during the end on one cycle-A8 reacts a latches, connecting A9 to NZ. A9 checks if NW big is has were dominant traffic or . EW. Then connects A4 to N1 or N3 depending on whether tow EW big or NS. (1) More traffic on NS -> A4 -X - N3 d Was tratts on EM -> A4 _X_ N1 3) A9 -> checks for 1). Then gover to rext cycle. A3 and A5 are treated similarly. Remember !

Check $2 \rightarrow defoult$


Check1 → EWbig Check3 → NSbig

The 3 circuits thus made when operating at 3 states are!

Defult:



When NS traffick higher than EW:



When ESW toffic higher!

