# ATmega128 Timer/Counters

Prof. Ken Short

2/21/2016

© Copyright Kenneth Short 2005

1

#### Timer/Counters Overview

- ☐ A hardware timer/counter is a counter that counts clock pulses from either an internal clock source or an external clock source, independently of program execution
- ☐ Elapsed time can be determined as the product of the number of counts during the interval in question multiplied by the timer/counter's clock period
- □ A typical timer/counter can be configured to count up or down, loaded with an initial value, started, and stopped under program control
- ☐ A typical timer/counter can generate interrupt requests when events, such as overflow, occur during counting

2/21/2016

© Copyright Kenneth Short 2005

### Common Uses of Timer/Counters

- Measure elapsed time
- ☐ Measure period or frequency of an external signal
- ☐ Generate periodic waveforms
- □ Generate hardware delays
- ☐ Generate pulses of specified widths
- ☐ Generate pulse width modulated waveforms

2/21/2016

© Copyright Kenneth Short 2005

3

# ATmega128 Timer Counters

- □ The ATmega128 has four independent timer/counters
- ☐ Timer/Counter0 is an 8-bit asynchronous timer/counter
- ☐ Timer/Counter1 is a 16-bit synchronous timer/counter
- ☐ Timer/Counter2 is an 8-bit synchronous timer/counter
- ☐ Timer/Counter3 is a 16-bit synchronous timer/counter

2/21/2016

© Copyright Kenneth Short 2005

#### Timer/Counter Events

- ☐ If a timer/counter event occurs, its status flag, in the Timer Interrupt Flag Register (TIFR) or Extended Timer Interrupt Flag Register (ETIFR) register is set
- ☐ Timer overflow If a b-bit counter counts beyond its maximum value (2<sup>b</sup>-1) the timer overflow flag (TOVn) in TIFR is set
- □ Compare match If the counter's value matches the value in the Output Compare Register (OCRn), the output compare flag (OCFn) in TIFR is set
- □ Input capture A signal change at the input capture pin ICPn causes the current count to be stored in an input capture register and the input capture flag (ICFn) in TIFR to be set (Timer/Counter1 and 3 only, the 16-bit timer/counters only)

2/21/2016

© Copyright Kenneth Short 2005

5

# Ways to React to Timer/Counter Events

- ☐ The occurrence of a timer/counter event is indicated by the MCU setting the corresponding flag (interrupt request flag) in the Timer Interrupt Flag Register (TIFR) or Extended Timer Interrupt Flag Register (ETIFR)
- ☐ There are three different ways to monitor timer/counter events
  - Poll the interrupt request flags in TIFR or ETIFR
  - Enable the interrupt for a specific event
  - Change the level of an output pin (output compare events only)

2/21/2016


 $\ensuremath{\mathbb{C}}$  Copyright Kenneth Short 2005


### Focus on Timer/Counter0

- ☐ The focus of the remainder of this lecture is on Timer/Counter0 since it is one of the simpler timer/counters. The more complex 16-bit Timer/Counters are the subject of the another lecture.
- ☐ The general concepts covered for Timer/Counter0 provide the background necessary to understand the data sheet and application note descriptions of this and other timer/counters

2/21/2016

© Copyright Kenneth Short 2005







# Timer/Counter0 Clock

- ☐ Timer/Counter0 can be clocked:
  - Externally by an onboard oscillator controlled by an external crystal
  - Directly from the system clock
  - From the system clock divided by a prescaler
  - No clock timer/counter is stopped

2/21/2016

© Copyright Kenneth Short 2005





#### **Clock Select Bits**

CS02	CS01	CS00	Description	
0	0	0	No clock source (Timer/Counter stopped)	
0	0	1	clk <sub>ToS</sub> /(No prescaling)	
0	1	0	clk <sub>ToS</sub> /8 (From prescaler)	
0	1	1	clk <sub>ToS</sub> /32 (From prescaler)	
1	0	0	clk <sub>T0S</sub> /64 (From prescaler)	
1	0	1	clk <sub>ToS</sub> /128 (From prescaler)	
1	1	0	clk <sub>ToS</sub> /256 (From prescaler)	
1	1	1	clk <sub>TOS</sub> /1024 (From prescaler)	


☐ Making CS02,CS01,CS00 = 0,0,0 stops the counter

2/21/2016

© Copyright Kenneth Short 2005

13

### Resetting Prescalars Using PSR0 Bit in SFIOR



#### ☐ Bit 7 – TSM: Timer/Counter Synchronization Mode

Writing the TSM bit to 1 activates the Timer/Counter Synchronization mode. In this mode, the value that is written to the PSR0 and PSR321 bits is kept, hence keeping the corresponding prescaler reset signals asserted. This ensures that the corresponding Timer/Counters are halted and can be configured to the same value without the risk of one of them advancing during configuration. When the TSM bit is written to zero, the PSR0 and PSR321 bits are cleared by hardware, and the Timer/Counters start counting simultaneously.

2/21/2016

© Copyright Kenneth Short 2005


### Resetting Prescalars Using PSR0 Bit in SFIOR

#### ■ Bit 1 – PSR0: Prescaler Reset Timer/Counter0

When this bit is one, the Timer/Counter0 prescaler will be reset. This bit is normally cleared immediately by hardware. If this bit is written when Timer/Counter0 is operating in asynchronous mode, the bit will remain one until the prescaler has been reset. The bit will not be cleared by hardware if the TSM bit is set.

2/21/2016

© Copyright Kenneth Short 2005



# Signal Definitions

воттом	The counter reaches the BOTTOM when it becomes zero (0x00).
MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255).
TOP	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR0 Register. The assignment is dependent on the mode of operation.

2/21/2016

© Copyright Kenneth Short 2005

17

# **Internal Signals**

count Increment or decrement TCNT0 by 1.

direction Selects between increment and decrement.

clear TCNT0 (set all bits to zero).


clk<sub>T0</sub> Timer/Counter clock.


top Signalizes that TCNT0 has reached maximum value.

bottom Signalizes that TCNT0 has reached minimum value (zero).

2/21/2016

© Copyright Kenneth Short 2005





# Compare Output Mode, Non-PWM Mode

COM01	COM00 Description		
0 0		Normal port operation, OC0 disconnected.	
0	1	Toggle OC0 on Compare Match	
1	0	Clear OC0 on Compare Match	
1	1	Set OC0 on Compare Match	

2/21/2016 © Copyright Kenneth Short 2005 21

# Timer/Counter0 Interrupts

16	\$001E	TIMER0 COMP	Timer/Counter0 Compare Match
17	\$0020	TIMER0 OVF	Timer/Counter0 Overflow

2/21/2016

© Copyright Kenneth Short 2005

## Summary of Timer/Counter0 Registers


- □ TCCR0 Timer/Counter0 Control Register
- □ TCNT0 Timer/Counter0
- □ OCR0 Output Compare Register 0
- ASSR Asynchronous Status Register
- □ TIMSK Timer/Counter Interrupt Mask Register
- □ TIFR Timer/Counter Interrupt Flag Register
- □ SFIOR Special Function IO Register

2/21/2016

© Copyright Kenneth Short 2005

23


# TCCR0 - Timer/Counter0 Control Register




- Bit 7 FOCO: Force Output Compare
- ☐ Bit 6, 3 WGM01:0: Waveform Generation Mode
- ☐ Bit 5:4 COM01:0: Compare Match Output Mode
- ☐ Bit 2:0 CS02:0: Clock Select


2/21/2016

© Copyright Kenneth Short 2005





## ASSR - Asynchronous Status Register



#### ☐ Bit 3 – ASO: Asynchronous Timer/Counter0

When AS0 is written to zero, Timer/Counter0 is clocked from the I/O clock, clkI/O. When AS0 is written to one, Timer/Counter0 is clocked from a crystal Oscillator connected to the Timer Oscillator 1 (TOSC1) pin. When the value of AS0 is changed, the contents of TCNT0, OCR0, and TCCR0 might be corrupted.

#### □ Bit 2 – TCNOUB: Timer/Counter0 Update Busy

When Timer/Counter0 operates asynchronously and TCNT0 is written, this bit becomes set. When TCNT0 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCNT0 is ready to be updated with a new value.

2/21/2016

© Copyright Kenneth Short 2005

27

# ASSR - Asynchronous Status Register 2

#### □ Bit 1 – OCROUB: Output Compare Register Update Busy

When Timer/Counter0 operates asynchronously and OCR0 is written, this bit becomes set. When OCR0 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that OCR0 is ready to be updated with a new value.

# □ Bit 0 – TCR0UB: Timer/Counter Control Register0 Update Busy

When Timer/Counter0 operates asynchronously and TCCR0 is written, this bit becomes set. When TCCR0 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCCR0 is ready to be updated with a new value.

2/21/2016

© Copyright Kenneth Short 2005

## ASSR – Asynchronous Status Register 3


- ☐ If a write is performed to any of the three Timer/Counter0 Registers while its update busy flag is set, the updated value might get corrupted and cause an unintentional interrupt to occur.
- ☐ The mechanisms for reading TCNTO, OCRO, and TCCRO are different. When reading TCNTO, the actual timer value is read. When reading OCRO or TCCRO, the value in the temporary storage register is read.

2/21/2016

© Copyright Kenneth Short 2005

29


### TIMSK - Timer/Counter Interrupt Mask Register





- □ Bit 1 OCIEO: Timer/Counter0 Output Compare Match Interrupt Enable
- ☐ Bit 0 TOIE0: Timer/Counter0 Overflow Interrupt Enable


2/21/2016

© Copyright Kenneth Short 2005









#### Normal Mode

□ Normal Mode: The simplest mode of operation is the normal mode (WGM01:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bottom (0x00). In normal operation the Timer/Counter overflow flag (TOV0) will be set in the same timer clock cycle as the TCNT0 becomes zero.

2/21/2016

© Copyright Kenneth Short 2005

35

# Counter O Test Program for Normal Mode

```
#include <iom128.h> //File with register addresses for ATmega128

// Normal Mode - Timer/Counter 0

// clock = 16 MHz, period = 1/16 Mhz = 0.0625 us

// Want a 10 ms delay

// prescaling by 1024 gives 64 us/count

// 10,000us/64us per count = 156.25 counts

// Need the 8- bit counter to count 156 times before overflow

// Load counter with 100

// Three ways to sense end of interval:

// TOVO, OCFO, and PB4 toggle
```

2/21/2016

© Copyright Kenneth Short 2005

# Counter 0 Test Program for Normal Mode (cont.)

# Counter 0 Test Program for Normal Mode with Timer Overflow Interrupt


# Counter 0 Test Program for Normal Mode with Timer Overflow Interrupt (cont.)

# Clear Timer on Compare or CTC mode

☐ In this mode (WGM01:0 = 2), the OCRO Register is used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNTO) matches the OCRO. The OCRO defines the top value for the counter, hence also its resolution. This mode allows greater control of the compare match output frequency.

2/21/2016

 $\ensuremath{^{\odot}}$  Copyright Kenneth Short 2005



#### Counter 0 Test Program for CTC Mode // Test program for Timer/Counter 0 - Clear Timer on Compare // Match Mode // clock = 16 MHz, period = 1/16 Mhz = 0.0625 us // Toggle OCO to generate square wave // fOC0 = fclk IO / 2 \* N \* (1 + OCRO), where N is prescalar // OCR0 fOC0 kHz Meas (DSO-X 3012A) // 16 470.588 470.6 // 32 242.424 242.41 // 64 123.076 123.07 // 128 062.015 062.012 // Why does scope give more percesion for some measurements? 2/21/2016 © Copyright Kenneth Short 2005 42

# Counter 0 Test Program for CTC Mode

© Copyright Kenneth Short 2005


#### Fast Pulse Width Modulation Mode

□ The fast Pulse Width Modulation or fast PWM mode (WGM01:0 = 3) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM option by its single-slope operation. The counter counts from BOTTOM to MAX then restarts from BOTTOM. In non-inverting Compare Output mode, the output compare (OCO) is cleared on the compare match between TCNTO and OCRO, and set at BOTTOM. In inverting Compare Output mode, the output is set on compare match and cleared at BOTTOM.

2/21/2016

2/21/2016

© Copyright Kenneth Short 2005



COM01	COM00	Description		
0	0	Normal port operation, OC0 disconnected.		
0	1	Reserved		
1	0	Clear OC0 on Compare Match, set OC0 at BOTTOM (non-inverting mode)		
1	1	Set OC0 on Compare Match, clear OC0 at BOTTOM, (inverting mode)		

2/21/2016

# Counter 0 Test Program for Fast PWM Mode

© Copyright Kenneth Short 2005


# Counter 0 Test Program for Fast PWM Mode

#### Phase Correct PWM Mode

□ The phase correct PWM mode (WGM01:0 = 1) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is based on a dual-slope operation. The counter counts repeatedly from BOTTOM to MAX and then from MAX to BOTTOM. In noninverting Compare Output mode, the output compare (OCO) is cleared on the compare match between TCNTO and OCRO while counting up, and set on the compare match while downcounting. In inverting Output Compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

2/21/2016

© Copyright Kenneth Short 2005



# Compare Output Mode, Phase Correct PWM Mode

COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	Reserved
1	0	Clear OC0 on Compare Match when up-counting. Set OC0 on Compare Match when downcounting.
1	1	Set OC0 on Compare Match when up-counting. Clear OC0 on Compare Match when downcounting.

2/21/2016

© Copyright Kenneth Short 2005

# Waveform Generation Mode Bits

Mode	WGM01 <sup>(1)</sup> (CTC0)	WGM00 <sup>(1)</sup> (PWM0)	Timer/Counter Mode of Operation	тор	Update of OCR0 at	TOV0 Flag Set on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	воттом
2	1	0	стс	OCR0	Immediate	MAX
3	1	1	Fast PWM	0xFF	воттом	MAX

The CTC0 and PWM0 bit definition names are now obsolete. Use the WGM01:0 definitions.
 However, the functionality and location of these bits are compatible with previous versions of the timer.

2/21/2016

© Copyright Kenneth Short 2005

# Compare Output Mode Bits

COM01	COM00	Description	
0 Normal port operation, OC0 disconnected.		Normal port operation, OC0 disconnected.	
0	1	Toggle OC0 on compare match	
1	0	Clear OC0 on compare match	
1	1	1 Set OC0 on compare match	

2/21/2016

© Copyright Kenneth Short 2005

53

# References

- □ AVR130: Setup and Use the AVR Timers, Atmel application note (on Blackboard).
- □ ATMega128 Data Sheet, pages 194 through 216

2/21/2016

© Copyright Kenneth Short 2005