NetFPGA Summer Course



Presented by: Noa Zilberman Yury Audzevich

Technion August 2 – August 6, 2015

http://NetFPGA.org



Cambridge University Computer Lab



Cambridge? never heard of them

But you may have heard of some of our more successful projects (some have changed name):





















And some of our not so successful projects:





Cambridge Backbone Ring >1 Gb/s LAN/WAN in 1995



Sun's sunray

ATM - (we didn't want 48 byte payloads either – so very silly)

Course Outline

- Combination of lectures and hands-on experience
- Day 1 Introduction and "High level" concepts.
 Goal: Be able to do "rapid prototyping".
- Day 2 Complete high level usage aspects and start projects.
- Day 3 Projects development, Detailed Vivado aspects.
- Day 4 Continue projects development, detailed hardware aspects.
- Day 5 Applications of NetFPGA, Projects presentations
- End of August Projects submissions



Tutors

Noa Zilberman

- Design Flow
- Datapath
- IP Cores
- Board design
- Memory Interfaces
- Applications

Yury Audzevich

- DMA
- PCle
- 10G Interfaces
- Timing
- Debug





The Class

- 7 NetFPGA SUME platforms
 - And servers, NICs, etc.
- Up to 4 people per platform
 - Design, synthesis and simulation can be done in parallel
 - Accessed remotely
- Total Up to 28 people in class
- All the material will be available online after the course

Projects

- Everyone do projects
- If you take the course for credit:
 - Evaluated based on functionality, complexity, completeness (e.g. test harness), presentation and documentation
 - Credit for innovation and contribution as an open source NetFPGA project
 - 40% at the end of the course, 60% at the end of August
- Else: no grade!
 - You will experience a full design flow
 - Can do projects that will help your research



Acknowledgments (I)

NetFPGA Team at University of Cambridge (Past and Present):

Andrew Moore, David Miller, Muhammad Shahbaz, Martin Zadnik Matthew Grosvenor, Yury Audzevich, Neelakandan Manihatty-Bojan, Georgina Kalogeridou, Jong Hun Han, Noa Zilberman, Gianni Antichi, Charalampos Rotsos, Marco Forconesi, Jinyun Zhang, Bjoern Zeeb

NetFPGA Team at Stanford University (Past and Present):

Nick McKeown, Glen Gibb, Jad Naous, David Erickson,

G. Adam Covington, John W. Lockwood, Jianying Luo, Brandon Heller, Paul Hartke, Neda Beheshti, Sara Bolouki, James Zeng, Jonathan Ellithorpe, Sachidanandan Sambandan, Eric Lo

All Community members (including but not limited to):

Paul Rodman, Kumar Sanghvi, Wojciech A. Koszek, Yahsar Ganjali, Martin Labrecque, Jeff Shafer, Eric Keller, Tatsuya Yabe, Bilal Anwer, Yashar Ganjali, Martin Labrecque, Lisa Donatini, Sergio Lopez-Buedo

Kees Vissers, Michaela Blott, Shep Siegel, Cathal McCabe

Acknowledgements (II)

























<u>Disclaimer:</u> Any opinions, findings, conclusions, or recommendations expressed in these materials do not necessarily reflect the views of the National Science Foundation or of any other sponsors supporting this project.

This effort is also sponsored by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL), under contract FA8750-11-C-0249. This material is approved for public release, distribution unlimited. The views expressed are those of the authors and do not reflect the official policy or position of the Department of Defense or the U.S. Government.

