BPU

Assignment No 1

* Problem Statement: - Design suitable data structures and implement pass-I of a two pass Assembler for pseudo machine in Java/c++ using object oriented features. Implementation should consist of a instructions from each category and few assembler directives.

1 To study the design and implementation of 1st pass of two pass assembler.

2 to study the categorized instruction set of assembler 3 to study the data structure used in assembler

implementation.

* Algorithms (Procedure)

Pass I

- · Initialize location counter, entries of all tables as
- · Read statements from input file one by one · While next statement is not END statement.
- I Tokenize or separate out input statement as label, mhetrohic, operand 1, operand 2

I If label is present insert label into symbol tuble

II IF the statement is LTORG statement processes it by reaking it's entry into literal table, pool table and allocate memory.

IV If statement is START or ORIGEN Process location

v II an Equ by correction	dingly. Statemer	it assign	value to symbolic table. e code, size
and locations Generate in Pass this in	termediate	coge.	
* Input:-			
Source code	of Ass	sembly la	rguage.
SAMPLE	USING L A ST SR LIORG L A		1, FOUR 1, =F'3' 1, RESUL 1,2 2, FIVE 2 = F'S' 2 - F'3
FIVE FOUR RESULT	IND	DC DC	F'S' F'4' 1F

DPU

×	0.	L 1	
- 1	ou	tput	

100	SAMPLE	START	100
100		VSING	*,15
100		L	1, FOUR
104		A	1 = F131
108		ST	IRESULT
112		SR	1,2
114		LTDRG	
124		L	2 FIVE
128		A	2 = F151
132		A	2 = F'5' 2 = F'7'
136	FIVE	DC	E151
140	FOUR	DC	F'4'
144	RESULT	DS	IF
152		5	
156		7	VIDE LA LIET
160		END	

× Machine Opcode Table (MOT)

Mhemonic	Hex/Birrary code 5 A	Length (Brtes)	Format
L	5A	4	RX
A	IB	4	RX
ST	50	4	RX
SR	18	2	RR

DPU

DEAGO PROBLE IDIO	×	Pseudo	Opcode	Table !	(POT)
-------------------	---	--------	--------	---------	-------

Pseudo Op	Address / Name of Procedure to implement pseudo operation.
START	PSTART
VSTHG	PUSING
DC	D.D.C
DS	PDS -
LTORG	PLTORG

* Symbol Table (ST)

Sr. No.	Symbol Name	Address	value	Length	Rebogation	1
1	SAMPLE	001	_	160	R	
2	FIVE	136	5	4	R	
3	FOUR	140	4	4	R	1
4	RESULT	144	-	4	R	

* Literal Table (LT)

SnNo	Liferal	Address	length
1	3	120	4
2	5	152	4
3	7	156	4

DPU

* lest cases: 1 Check syntax of instruction (correct and wrong) 2 Symbol not found 3 Wrong instruction. 4 Dyplitate Symbol declaration. 5 Test the output of program by changing value of START pseudo opcode. 6 Test the output of program by changing position of LTORG pseudo-op. * Software Requirement: 1 Fedora 2 Edipse 3 TDK * Conclusion: - Input assembly language program is processed by applying Pass-I algorithm of assembler and intermediate data structures, Symbol Table, Literal Table, MOT, POT, BT, etc generaled.