Toward Electrode-to-Alarm Hardware for Neonatal Seizure Detection: A SKY130 EEG Front End and Hardware-Exact Gradient-Boosted Trees on an FPGA SoC

A Sai Chaithr Choudary
Department of Electronics and Communication Engineering
National Institute of Technology Warangal, India
chaithr45@gmail.com

***Abstract*—Most neonatal seizures have no visible clinical signs and are recognised only by continuous EEG review. We present both hardware halves of a neonatal seizure monitor and analyse the interface that would join them. The analog front end (AFE) is a capacitive-feedback EEG amplifier in the open SKY130 process on a 161×226 µm (1×2) Tiny Tapeout tile. In post-layout simulation it has 37.8 dB of gain, a pass band from below 0.15 Hz to 22 kHz, 2.95 μV_{rms} of input noise from 0.5 to 100 Hz and over 81 dB of PSRR at 50 Hz, at 15.7 µA from 1.8 V. Post-layout simulation of its code-generated layout found two parasitic couplings that DRC, LVS and the shuttle precheck had passed. The detector is implemented in the programmable logic of an AMD Kria KV260 and scores 108 integer features with 100 gradient-boosted trees trained on the hardware's own integer features, so the evaluated and the implemented detectors are identical. Under pre-registered nested patient-wise cross-validation on the 79 neonates of the public Helsinki dataset it finds 47.8% of seizures at 0.91 false alarms per hour; it is bit-exact with its Python golden model through the AXI interface and uses 9,592 LUTs and 62 DSP slices at 100 MHz. Digital re-referencing of single-ended AFE channels leaves 3.5 μV_{rms} of AFE noise in the detector's 0.5–20 Hz band and a mismatch-limited midband CMRR of about 62 dB. Both halves are pre-silicon, and the two have not yet been connected.**

***Index Terms*—Neonatal seizure detection, EEG analog front end, SKY130, Tiny Tapeout, FPGA, gradient-boosted trees, post-layout simulation, bit-exact verification**

I. Introduction

Seizures in newborns are frequently subclinical. In a video-EEG study, only 34% of 526 electrographic neonatal seizures showed clinical signs, and only 9% were recognised and documented by staff [1]. Reliable recognition therefore needs continuous multichannel EEG read by an expert, which most neonatal units cannot provide day and night. Machine-learning decision support has reached a randomised trial [2].

A monitor needs an analog front end that amplifies microvolt EEG and a detector that turns the samples into an alarm, but the two are usually developed apart. Neonatal seizure detectors run as software on workstations [3]–[5]; seizure-detection hardware has largely targeted adult and paediatric data [6]–[8], often with patient-specific training [6], which a newborn cannot provide; and biopotential amplifiers are reported by circuit figures of merit [9], [10], without the band, montage and converter of a particular detector. Both halves also have a gap between the design that is evaluated and the one that is built. A model trained in floating point and quantised afterwards silently changes its decisions, evaluations that tune and test on the same patients overstate performance [11], and an amplifier layout that passes design-rule (DRC) and layout-versus-schematic (LVS) checks can still differ from its schematic through parasitic coupling.

This paper presents both halves and the interface between them. Its contributions are:

- an EEG AFE in SKY130 [12] on a 1×2 Tiny Tapeout [13] tile, whose code-generated layout is verified up to post-layout simulation, which found two defects that DRC and LVS cannot see;
- a three-channel neonatal seizure detector in FPGA logic, trained on the hardware's exact integer features and bit-exact from the Python reference to the AXI-attached RTL;
- a pre-registered, nested patient-wise evaluation comparing nine detectors against their hardware cost;
- an interface analysis that states what the present AFE can and cannot support.

To our knowledge, this is the first neonatal seizure detector implemented in FPGA logic and evaluated patient-independently on a public neonatal dataset. The AFE design files, scripts and results are public.[1]

II. Related Work

Software neonatal detectors reached about 89% of seizures at one false detection per hour with support vector machines [3], 77% at 0.9 false alarms per hour with a CNN [4] and an AUC of 98.5% with a fully convolutional network [5]. The public Helsinki dataset [14] enabled a classifier on a Raspberry Pi [15], without a stated patient-independent protocol or false-alarm rate. In hardware, a micropower EEG acquisition SoC extracted features for a patient-specific detector [6],

[1] https://github.com/chaithr45/tt-eeg-afe




Fig. 1. The monitor: one single-ended AFE per electrode, digital re-referencing, and the detector in the programmable logic (PL), fed by the processing system (PS). Cycle counts are per channel and frame.

an FPGA spiking neural network reached 99.3% accuracy on the paediatric CHB-MIT database [7], and a threshold algorithm was designed for low-complexity hardware [8]; none targets neonates. The capacitive-feedback amplifier with MOS pseudo-resistors [9] remains the standard AC-coupled low-noise topology and the noise efficiency factor (NEF) [10] its usual figure of merit; clinical EEG converters reach 1 μV_{pp} in a 70-Hz band [16].

III. System Overview

Fig. 1 shows the intended monitor. Four scalp electrodes (C3, C4, P3, P4) are each amplified single-ended against a common reference electrode by one AFE. Each AFE occupies one 1×2 tile with two analog pins, and each Tiny Tapeout chip carries one copy of a design, so four chips give four channels. The AFE outputs are digitised at 256 Hz, the sampling rate of the Helsinki recordings, and the detector's bipolar derivations C3–P3, C4–P4 and P3–P4 are formed by subtraction. The processing system (PS) of the KV260 streams them as 16-bit samples to the detector in the programmable logic (PL) and reads alarms and scores back. The AFE (Section IV) and the detector (Section V) are complete designs; the converter and the re-referencing step are specified in Section VII-C but not built, and the halves have not yet been run together.

IV. Analog Front End

A. Circuit

Fig. 2(a) shows the amplifier. The input ua[0] is AC-coupled through $C_1 = 11.9$ pF to the inverting input of the operational transconductance amplifier (OTA) A1, with $C_2 = 154$ fF, a pseudo-resistor PR1 and a reset switch S1 in feedback, so the midband gain is set by C_1/C_2: 77.5 V/V (37.8 dB) in simulation [9]. The non-inverting input sees C_1' to ground and $C_2' \parallel$ PR2 $\parallel$ S2 to the reference VREF; because C_1' goes to ground rather than to the signal, VREF noise reaches the output with a gain of about 1 instead of 78, so a simple on-chip reference suffices. Each pseudo-resistor is two back-to-back pairs of 0.42/1 µm PMOS devices in series, about $2 \times 10^{13}\,\Omega$ at 37 °C, which places $f_L = 1/(2\pi R_{PR} C_2)$ at 0.04–0.14 Hz over process corners at 37 °C, well below the detector's 0.5-Hz band edge. Pseudo-resistors alone take about 15 s to settle at power-up and stay saturated for seconds after a large artifact, so the reset input rst (ui_in[0]) closes S1 and S2 and ties the pseudo-resistors' internal nodes; a 10-ms pulse returns the output to VREF within 1 mV after a 20-mV artifact.

A1 (Fig. 2(b)) is a two-stage Miller OTA. The PMOS input pair (150/8 µm per side, 2 µA each) drives an NMOS mirror whose devices are each three 7/20 µm transistors in series. In a first design the mirror's $1/f$ noise dominated, giving 22 μV_{rms}; because its input-referred contribution falls roughly as $1/L^2$, the 60-µm effective length brought the total to 3.5 μV_{rms}; enlarging C_1 from 8 to 11.9 pF, which lowers the noise gain $(C_1 + C_2 + C_{in})/C_1$ set by the 3-pF input-pair capacitance, together with a wider input pair brought it to 2.9 μV_{rms}. The second stage is an NMOS common-source stage at 10 µA with $C_c = 2$ pF and $R_z = 20\,k\Omega$. The open-loop gain is 99 dB; with a feedback factor of about 1/80 the loop phase margin is 86°, so A1 drives the pin and a 15-pF load without a buffer.

A subthreshold beta-multiplier with start-up supplies 0.5 µA per PMOS unit cell, and VREF is a weak-inversion NMOS diode at one unit current, 0.45 V (0.39–0.50 V over corners), which keeps the tail transistor saturated with a margin of at least 0.04 V (slow corner, 0 °C, 1.71 V). The circuit draws 15.7 µA from 1.8 V (28 µW), bias and reference included.

B. Layout as Code

The layout (Fig. 3) is generated by Python scripts that emit Magic [17] commands, one per block (devices, pseudo-resistor, OTA, bias, core and tile). One build script rebuilds the tile from scratch, runs Magic DRC and Netgen LVS on the core and on the whole tile, and extracts parasitics; a rebuild reproduces the GDS exactly. The 28 pF of MIM capacitance takes about 40% of the tile, and the tile passes the Tiny Tapeout precheck (Magic and KLayout rules, pins, forbidden layers) locally and in continuous integration.

C. Post-Layout Simulation

The extracted core, with all parasitic capacitances, is simulated against the schematic in one test bench: the on-chip bias, a 500 Ω + 5 pF model of each shuttle analog pin path and a 15 pF $\parallel$ 1 MΩ load, with both the classic and the newer continuous SKY130 model sets. In AC and noise runs the




Fig. 2. AFE schematic. (a) Capacitive-feedback amplifier: $C_1 = C_1' = 11.9\,\text{pF}$, $C_2 = C_2' = 154\,\text{fF}$; PR, MOS pseudo-resistor; S1, S2, reset switches driven by rst = ui_in[0]. (b) Two-stage Miller OTA A1; VBP comes from the beta-multiplier; M3 and M4 are each three 7/20 µm devices in series.




Fig. 3. Layout of the 161×225.8 µm (1×2) Tiny Tapeout tile, rotated 90°: the shuttle's power stripes run along the top and the analog pins on the left. Dashed boxes mark the blocks; C_c and CREF are 2-pF MIM capacitors.

pseudo-resistors are linear 1.3×10^{13}-Ω resistors with thermal noise; in transient runs they are transistors.

The first complete layout passed DRC, LVS and the precheck, but post-layout simulation showed two defects. First, the gain was 0.56 dB high (82.7 V/V): the output and the non-inverting input were coupled by 12 fF, 8 fF of it from a 150-µm trunk run 1 µm apart and 4 fF inside the OTA, which fed about 7% of the C_2 feedback back as positive feedback. A ground shield track between the two trunks removed the error and restored the 22.4-kHz bandwidth, which had dropped to 19.9 kHz. Second, the 50-Hz PSRR was 77 dB instead of 96 dB: the topmost input-pair row, an inverting-input row, sat 1.5 µm from the M7 row, coupling 0.45 fF from the supply and 0.9 fF from the PMOS bias line, which follows the supply, onto the inverting input only. Another 1.5 µm of spacing and a metal-1 line on the tail node between the rows cut both to 0.14 fF and raised the PSRR to 85.6 dB; the remaining 11 dB to the schematic, from drain wiring over the input gates, is accepted (PSRR >81 dB in every corner). Neither defect violates a rule or changes connectivity, so only extraction and simulation could find them.

V. Seizure Detector

A. Data and Evaluation Protocol

The Helsinki dataset [14] contains EEG from 79 term neonates (111.9 h) sampled at 256 Hz and annotated second by second by three experts. We use the derivations C3–P3, C4–P4 and P3–P4 and take the experts' majority as the reference: 492 seizures in 46 neonates. A first threshold detector built in hardware owed its 14.2% sensitivity to one neonate, and its line length separated seizure from non-seizure within neonates (AUC 0.74) but barely across them (0.52), which motivated background normalisation, a trained classifier and the following protocol.

All results use nested patient-wise cross-validation: the neonates form five outer folds, each tested once, and every choice of features, model and threshold is made by four-fold cross-validation inside the training neonates. The threshold targets 0.5, 1 or 2 false alarms per hour (FA/h) on inner out-of-fold scores, so test neonates never influence it. Success criteria were committed before any result was computed. The model search covered windows, montages, feature sets, smoothing and four model families; a small CNN on raw EEG served as an accuracy reference only. We report event sensitivity (fraction of the 492 seizures detected), FA/h, median per-neonate and pooled AUC and Cohen's κ against the expert majority [18], with 95% confidence intervals from bootstrap resampling of neonates.

B. Filtering and Features

Ten second-order sections per channel implement a 0.5-Hz high-pass, a 20-Hz low-pass and a 50-Hz notch, decimate to 128 Hz and split the signal into delta, theta and alpha–beta bands. All 30 sections use the direct form I (the direct form II overflowed at the 0.991 pole of the high-pass), 26-bit Q4.22 coefficients, first-order error feedback against deadband and rounding that preserves the high-pass zero at DC; each reuses one multiplier for its five products.

Every second, 18 base features are computed per channel over the last 8 s: line length [19], absolute and relative energies of the three bands, a spectral entropy from the band energies (no FFT), mean and maximum absolute amplitude, zero-crossing and extrema counts, Hjorth activity, mobility and complexity [20], Teager energy [21], crest factor and the envelope's $\log_2$ coefficient of variation. Windows are formed

from eight 1-s partial sums in block RAM, so an 8-s window costs eight accumulators rather than 1,024 stored samples. Each base feature is paired with a version normalised to a recursively updated per-channel background: 36 features per channel, 108 in total. The definitions were chosen for exact integer evaluation; for example, the envelope variation is a $\log_2$ ratio and the 30-s smoother a running sum, neither needing a divider.

C. Classifier and Hardware-Exact Training

A gradient-boosted tree ensemble [22] (scikit-learn HistGradientBoostingClassifier [23]; 100 trees, depth 3, balanced class weights) scores each channel's 36 features, with one model shared by the three channels. For channel c and frame t the hardware computes

$$z_c(t) = b + \sum_{m=1}^{100} f_m\big(x_c(t)\big), \quad S(t) = \max_c \sum_{k=0}^{29} \hat{\sigma}\big(z_c(t-k)\big), \tag{1}$$

where f_m returns the Q16 leaf reached in tree m, b is the baseline logit and $\hat{\sigma}$ a 2,048-entry sigmoid table. The alarm is raised when S has stayed at or above a programmable threshold θ for 8 s. The deployed model is refitted on all 79 neonates, with θ at the 1-FA/h point of the out-of-fold scores.

Post-training quantisation of a floating-point ensemble cannot be made exact: in our first attempt some feature values lay within 10^{-12} of a split threshold, and at Q16 resolution 401 of 500,000 node comparisons took a different branch; extra fractional bits reduced but never removed such flips. We therefore define the features in the integer arithmetic of the RTL and train and evaluate the classifier on these integers. Split thresholds become integers that the hardware compares exactly, leaves are stored in Q16, and no standardisation is needed at run time. The integer trees differ from scikit-learn's decision function by at most 1.8×10^{-4} in the logit, and the hardware-exact features track their floating-point counterparts closely (Pearson $r \geq 0.9995$ for 27 of 35 comparable features).

D. Architecture

The detector is an AXI4-Lite peripheral beside the Zynq UltraScale+ PS, clocked at 100 MHz. With $f_s = 256$ Hz the budget between time steps is $f_{\mathrm{clk}}/f_s = 390{,}625$ cycles, so the design trades latency for area: arithmetic units are shared and sequenced and state is kept in RAM. Once per second the frame calculator, background tracker and tree engine run for each channel in turn, followed by the sigmoid, smoothing and decision steps: 2,399 cycles (24 µs) in the worst case, against at most 141 cycles for other time steps. All counts are fixed by design, so the worst-case latency is known exactly. The tree engine walks the 100 trees with three integer comparisons per tree and holds the model in two 1,500-word RAMs written over AXI, so a retrained model needs no new bitstream; it uses 162 LUTs and two block RAMs.

VI. Verification

Each half is checked against one reference (Table I). For the AFE it is the schematic: the layout must pass DRC, match the schematic netlist in LVS, pass the shuttle precheck and match the schematic's behaviour in post-layout simulation within the specification, with every remaining difference explained; this step found the defects of Section IV-C. For the detector any difference counts as a defect. Its reference is a Python golden model that follows the RTL's operation order; every block and the full system are simulated in Vivado xsim against it. The same integer model supplies the training features, so the evaluated and the implemented detectors are the same.

TABLE I
Verification of Both Halves

Check	Reference	Result
AFE (SKY130)		
DRC (Magic), core and tile	SKY130 rules	0 errors
LVS (Netgen), core and tile	Xschem netlist	match
Tiny Tapeout precheck	shuttle rules	pass (local, CI)
Post-layout simulation	schematic	gain -0.04 dB, noise $+0.02\,\mu V_{rms}$, PSRR -11 dB
Detector		
Six new blocks (xsim)	golden model	2.29 M values, 0 diff.
Integrated core (xsim)	golden model	367,114 values, 0 diff.
AXI, 62-min record (xsim)	golden model	453,739 reads, 0 diff.
Fast eval. model (Python)	golden model	2,227,716 values, 0 diff.
KV260 board via PYNQ	golden model	in progress




Fig. 4. Gain and input-referred noise of the schematic and the extracted layout. The shaded band is the detector's 0.5–20 Hz pass band.

VII. Results

A. Analog Front End

Table II summarises post-layout simulation. Parasitics change the gain by -0.04 dB and the in-band noise by $+0.02\,\mu V_{rms}$ at every simulated corner and with both model sets (Fig. 4). The in-band noise is dominated by $1/f$ noise: 390 nV/$\sqrt{\mathrm{Hz}}$ at 10 Hz against a white floor of 48 nV/$\sqrt{\mathrm{Hz}}$ that is reached only at several kilohertz, with a $1/f$ corner near 700 Hz. Distortion, simulated on the schematic with transistor pseudo-resistors, is below 0.01% at a 1-mV input and 0.19% at 5 mV. In 200 schematic-level Monte Carlo samples of within-die mismatch (continuous models) the gain is 77.70 V/V with $\sigma = 0.06\%$, the output offset has $\sigma = 0.26$ mV and VREF $\sigma = 3.2$ mV.

Table III compares the AFE with two classic designs. Integrated over the full 22-kHz bandwidth, the output noise referred to the input is about $10\,\mu V_{rms}$, which with the whole

TABLE II
AFE POST-LAYOUT SIMULATION (TT, 27 °C, 1.8 V)

Model set	Schematic classic	Layout classic	Layout continuous
Midband gain (dB)	37.79	37.76	37.75
High-pass f_L at 37 °C (Hz)[a]	0.04–0.14	–	–
Low-pass f_H (kHz)	22.4	22.4	17.8
Noise, 0.5–100 Hz (μV_{rms})[b]	2.93	2.95 (2.89–3.00)	3.07 (2.99–3.11)
Noise, 0.5–20 Hz (μV_{rms})	2.43	2.44	2.52
Noise at 10 Hz (nV/$\sqrt{\text{Hz}}$)	386	390	406
PSRR at 50 Hz (dB)[b]	96.5	85.6 (81–87)	90.3 (86–91)
Supply current (µA)	15.7	15.7	12.2
Output DC level (V)	0.453	0.453	0.443
100-µV, 10-Hz tone (V/V)[c]	77.4	77.2	77.2
Step at reset release (mV)[c]	−0.76	+0.97	+1.26

[a]From the transistor pseudo-resistor's simulated resistance over process corners; the AC model uses a fixed resistor. [b]Range over ss/ff/sf/fs at 27 °C and tt at 0 and 50 °C. [c]Transient, transistor pseudo-resistors.

TABLE III
AFE COMPARISON

	This work	[9]	[6]
Process	SKY130	1.5 µm	0.18 µm
Supply (V)	1.8	5	1
Gain (dB)	37.8	39.5	60[a]
Bandwidth	<0.15 Hz–22 kHz	0.025 Hz–7.2 kHz	–
Input noise (μV_{rms})	2.95 (0.5–100 Hz)	2.2	1.3 (100 Hz)
Power (µW)	28[b]	80	3.5[c]
NEF	≈10	4.0	–
Area (mm^2)	0.036[d]	0.16	–
Result	post-layout sim.	measured	measured

[a]Amplifier with its low-pass filter. [b]Including bias and VREF. [c]Low-noise amplifier stage. [d]Whole 1×2 tile.

circuit's 15.7 µA gives an NEF [10] of about 10, against 4.0 for [9]. The white floor alone gives 9.2: only 4 µA of the 15.7 µA flows in the input pair, while the second stage takes 10 µA to drive the pin and its load. A lower second-stage current, which the EEG band permits, would lower the NEF and the power.

B. Detection Performance and Implementation

Table IV compares the detectors of the model search, all scored on the same folds, with the implemented detector. The built detector finds 47.8% of seizures (95% CI 34.5–60.4%) at 0.91 FA/h, detects at least one seizure in 33 of the 46 neonates with seizures and has a median latency of 35 s; at the 0.5 and 2 FA/h targets it finds 29.3% and 58.1%. Removing each detector's largest-contributing neonate changes the pre-declared, trees-only and CNN detectors by at most 2.8 points, against about a third for the two baselines. The CNN reference has the highest AUC and agreement but no higher event sensitivity than the trees-only procedure (49.8 versus 50.2%), with about 300 times more operations per second. The RBF SVM is competitive in AUC, but its support vectors exceed the device's block RAM [24] in three of five folds.

Trained on floating-point features, the same configuration gives paired differences whose 95% confidence intervals all include zero: pooled AUC $+0.001$ $[-0.004, +0.005]$, median AUC $+0.007$ $[-0.020, +0.029]$, and sensitivity 0.0 $[-1.1, +1.2]$ points at 1 FA/h and -2.2 $[-5.5, +0.2]$ at 0.5 FA/h. At 1 FA/h the two alarm outputs agree in 99.63% of seconds and detect the same 33 neonates, so defining the features in hardware arithmetic cost no measurable accuracy and the reported accuracy is that of the circuit.

TABLE IV
DETECTORS ON IDENTICAL NESTED FOLDS (79 NEONATES, 1 FA/H TARGET)

Detector	Median AUC	Pooled AUC	Sens. % (FA/h)	Neonates detected	κ
Threshold rule (first detector)	0.734	0.700	26.6 (1.22)	11/46	0.220
RBF SVM	0.839	0.837	44.3 (0.91)	31/46	0.375
Pre-declared procedure (all)	0.827	0.790	31.7 (0.87)	31/46	0.375
Trees-only procedure	0.868	0.800	50.2 (0.99)	35/46	0.448
CNN on raw EEG (reference)	0.901	0.888	49.8 (1.10)	39/46	0.573
Hardware-exact trees (built)	**0.810**	**0.816**	**47.8 (0.91)**	**33/46**	**0.422**

Linear, MLP and cost-aware configurations of the search are omitted.

After place and route (Vivado 2026.1, xck26-sfvc784-2LV-c) the detector uses 9,592 LUTs (8.2%), 10,494 flip-flops (4.5%), 62 DSP slices (5.0%) and four 36-Kb block RAMs (2.8%) and meets timing at 100 MHz with 1.738 ns of slack; its worst case of 2,399 cycles per time step is 0.61% of the budget. The filters hold 60 of the 62 DSP slices. Four AFE channels draw about 0.11 mW, against a vectorless estimate of 53 mW for the detector logic, so the FPGA, not the front end, sets the power of the present system.

C. AFE-to-Detector Interface

Montage and noise. Subtracting two single-ended channels adds their uncorrelated noise, so each bipolar derivation carries $\sqrt{2} \times 2.44 = 3.5\,\mu V_{rms}$ of AFE noise in the detector's 0.5–20 Hz band ($3.6\,\mu V_{rms}$ with the continuous models), roughly $20\,\mu V_{pp}$. Healthy term background is mostly at or above $25\,\mu V_{pp}$, and electrographic seizures range from a few to $150\,\mu V_{pp}$ or more [25].

Common-mode rejection. Re-referencing relies on matched gains. The within-die Monte Carlo gain spread of 0.06% per channel gives $\sigma = 0.08\%$ between two channels and a midband CMRR of about 62 dB, including 50 Hz, where the detector's notch adds further rejection; the gain is a capacitor ratio, but chip-to-chip spread is not modelled, and a per-channel digital gain calibration would remove the static part. Near f_L pseudo-resistor differences dominate: with f_L anywhere between 0.04 and 0.14 Hz, the two responses differ by 20% in magnitude and phase at 0.5 Hz, only 14 dB of rejection, rising to 34 dB at 5 Hz. Measuring each chip's f_L and equalising it digitally would recover most of this.

Converter. The linear output range is about ± 0.39 V around VREF (5 mV at the input); a 16-bit converter over this range has an input-referred step of 0.15 µV, negligible against the AFE noise. The 22-kHz AFE bandwidth, however, would fold white noise into the baseband if sampled directly at 256 Hz, adding about $3.5\,\mu V_{rms}$ per channel within 0.5–20 Hz ($5\,\mu V_{rms}$ per bipolar derivation). A single-pole 40-Hz low-pass after

the AFE (-1 dB at 20 Hz) makes the folded part negligible, as does a delta-sigma converter whose decimation filter rejects the band above 128 Hz. For patient safety the acquisition board should be battery-powered and isolated.

VIII. Discussion and Limitations

Both halves are pre-silicon. Pseudo-resistors are poorly modelled and may differ by an order of magnitude on silicon, which would move f_L, and the AFE is specified for 0–50 °C only, because pseudo-resistance falls and junction leakage grows exponentially above. On-board validation of the detector on the KV260, with measured latency and power, is in progress. The AFE is prepared for the Tiny Tapeout TTSKY26d shuttle, and gain, f_L, noise and artifact recovery will be measured on silicon.

The AFE noise is the main gap. The bipolar noise of about 20 μV_{pp} suits medium- and high-amplitude discharges, but it is close to the 25-μV_{pp} lower limit of normal term background, above the smallest seizures [25] and an order of magnitude above clinical converters [16]. The detector was evaluated on clinical recordings, so the effect of this noise on detection is not yet known; the next experiment adds the AFE's simulated noise and transfer function to the Helsinki recordings and repeats the nested evaluation. Chopper stabilisation or larger input devices would attack the $1/f$ noise.

The detector is not at expert level. Its agreement with the expert majority ($\kappa = 0.42$, 95% CI 0.30–0.54) is well below that between the experts ($\kappa = 0.76$), 13 of the 46 neonates with seizures have none detected, and the per-neonate sensitivity is bimodal for every detector we tested. Software detectors report higher figures on their own data and protocols [3]–[5], which are not directly comparable. The implemented configuration (three channels, 8-s windows, 36 features) was fixed after the model search, on hardware-cost grounds and with outer-fold results known, which we disclose as a protocol amendment; the pre-declared trees-only procedure, fixed in advance, scored 50.2%, so the late choice did not inflate the reported 47.8%.

IX. Conclusion

A capacitive-feedback EEG amplifier in SKY130 fits a 1×2 Tiny Tapeout tile and has 2.95 μV_{rms} of input noise in the EEG band at 28 µW in post-layout simulation, which also caught two parasitic couplings in its code-generated layout that rule and connectivity checks could not. A three-channel detector in the programmable logic of a Zynq UltraScale+ SoC, trained on its own integer features, matches its Python reference bit for bit and detects 47.8% of seizures at 0.91 false alarms per hour on unseen neonates, in under 9% of the device's logic and 24 µs per sample. The interface analysis shows that the AFE's $1/f$ noise and the chip-to-chip spread of its high-pass corner, not the converter or the detector's arithmetic, are the next limits to remove.

Acknowledgment

The author used an AI assistant (Claude, Anthropic) for simulation and layout scripting, software development and manuscript drafting. All reported results come from the project repositories and their simulation and evaluation logs.

References

[1] D. M. Murray *et al.*, "Defining the gap between electrographic seizure burden, clinical expression and staff recognition of neonatal seizures," *Arch. Dis. Child. Fetal Neonatal Ed.*, vol. 93, no. 3, pp. F187–F191, 2008.

[2] A. M. Pavel *et al.*, "A machine-learning algorithm for neonatal seizure recognition: A multicentre, randomised, controlled trial," *Lancet Child Adolesc. Health*, vol. 4, no. 10, pp. 740–749, 2020.

[3] A. Temko *et al.*, "EEG-based neonatal seizure detection with support vector machines," *Clin. Neurophysiol.*, vol. 122, no. 3, pp. 464–473, 2011.

[4] A. H. Ansari *et al.*, "Neonatal seizure detection using deep convolutional neural networks," *Int. J. Neural Syst.*, vol. 29, no. 4, 2019, art. no. 1850011.

[5] A. O'Shea *et al.*, "Neonatal seizure detection from raw multi-channel EEG using a fully convolutional architecture," *Neural Netw.*, vol. 123, pp. 12–25, 2020.

[6] N. Verma *et al.*, "A micro-power EEG acquisition SoC with integrated feature extraction processor for a chronic seizure detection system," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 804–816, 2010.

[7] P. Busia *et al.*, "Wearable epilepsy seizure detection on FPGA with spiking neural networks," *IEEE Trans. Biomed. Circuits Syst.*, 2025, doi: 10.1109/TBCAS.2025.3575327.

[8] A. Vittimberga, G. Nicolini, and G. Scotti, "A multi-channel threshold-based seizure detection algorithm for low-complexity hardware implementation," in *Proc. 28th Euromicro Conf. Digital System Design (DSD)*, 2025.

[9] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 958–965, 2003.

[10] M. S. J. Steyaert and W. M. C. Sansen, "A micropower low-noise monolithic instrumentation amplifier for medical purposes," *IEEE J. Solid-State Circuits*, vol. 22, no. 6, pp. 1163–1168, 1987.

[11] S. Varma and R. Simon, "Bias in error estimation when using cross-validation for model selection," *BMC Bioinformatics*, vol. 7, 2006, art. no. 91.

[12] SkyWater Technology and Google, "SKY130 open-source process design kit," https://github.com/google/skywater-pdk.

[13] Tiny Tapeout, "Multi-project shuttles for digital and analog designs," https://tinytapeout.com, accessed Oct. 2026.

[14] N. J. Stevenson *et al.*, "A dataset of neonatal EEG recordings with seizure annotations," *Sci. Data*, vol. 6, 2019, art. no. 190039.

[15] V. Nagarajan *et al.*, "Scalable machine learning architecture for neonatal seizure detection on ultra-edge devices," arXiv:2111.15569, 2021.

[16] Texas Instruments, *ADS1299 low-noise 24-bit ADC for EEG and biopotential measurements*, 2017, data sheet SBAS499C.

[17] "Open-source tools Xschem, Magic, Netgen, KLayout, ngspice," http://opencircuitdesign.com, https://www.klayout.de.

[18] J. Cohen, "A coefficient of agreement for nominal scales," *Educ. Psychol. Meas.*, vol. 20, no. 1, pp. 37–46, 1960.

[19] R. Esteller *et al.*, "Line length: An efficient feature for seizure onset detection," in *Proc. 23rd Annu. Int. Conf. IEEE Eng. Med. Biol. Soc.*, vol. 2, 2001, pp. 1707–1710.

[20] B. Hjorth, "EEG analysis based on time domain properties," *Electroencephalogr. Clin. Neurophysiol.*, vol. 29, no. 3, pp. 306–310, 1970.

[21] J. F. Kaiser, "On a simple algorithm to calculate the 'energy' of a signal," in *Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP)*, 1990, pp. 381–384.

[22] J. H. Friedman, "Greedy function approximation: A gradient boosting machine," *Ann. Statist.*, vol. 29, no. 5, pp. 1189–1232, 2001.

[23] F. Pedregosa *et al.*, "Scikit-learn: Machine learning in Python," *J. Mach. Learn. Res.*, vol. 12, pp. 2825–2830, 2011.

[24] AMD, *Kria K26 SOM data sheet*, 2022, DS987.

[25] T. N. Tsuchida *et al.*, "American Clinical Neurophysiology Society standardized EEG terminology and categorization for the description of continuous EEG monitoring in neonates," *J. Clin. Neurophysiol.*, vol. 30, no. 2, pp. 161–173, 2013.