Chaithya G R

2, Avenue des Violettes, Bures-sur-Yvette France - 91440 PHONE: +33 0695371065 EMAIL: chaithyagr@gmail.com

EDUCATION

DECEMBER 2019 Masters Equivalence,

EOBE, University Paris-Saclay | Equivalence Certificate

2014-2018 B.Tech in Electronics and Communication Engineering,

National Institute of Technology Karnataka, Surathkal

CGPA 9.96/10 Transcript

2013-14 All India Senior School Certificate Examination

Kendriya Vidyalaya NAL Campus, Bangalore

98%

PUBLICATIONS ResearchGate Profile

JOURNALS

A multi-center study on human brain glutathione conformation using magnetic resonance spectroscopy. *Journal of Alzheimer's Disease*, 66(2):517–532, Oct 2018 Link

PySAP: Python Sparse Data Analysis Package for Multidisciplinary Image Processing, submitted to *Astronomy and Computing*, In Revision, Link

CONFERENCES

Compressed sensing accelerated susceptibility-weighted imaging at 3T with SPARKLING: looking for favorable parametrization. In *ISMRM*, 2020

PySAP-MRI: a Python Package for MR Image Reconstruction. In *ISMRM workshop on Data Sampling and Image Reconstruction*, Sedona, AZ, United States, January 2020 Link

Data transfer using MCM code. In 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering (ICAEES). IEEE, Nov 2016 Link

EXPERIENCE LinkedIn Profile

NOVEMBER 2020 DOCTRAL STUDENT, NEUROSPIN, CEA PARIS SACLAY

to NUMERICS Fellowship

PRESENT Joint Optimization of acquisition and reconstruction algorithms for High Resolution Magnetic

Resonance Imaging at 7T and 11.7T

JULY 2019 RESEARCH ENGINEER, NEUROSPIN, CEA PARIS SACLAY

to Compressed Sensing for Imaging Applications

AUGUST 2020 | Compressed Sensing for acquisition and reconstruction of Magnetic Resonance Imaging and

Scanning Electron Microscopy

JUNE 2018 ARCHITECT AT NVIDIA CORPORATION, BANGALORE

to GPU Memory Subsystem

JUNE 2019 Worked on building and testing functional accurate models for NVLink.

JANUARY JENEYS 2016

This is an exchange program to Japan organized by Japan International Cooperation Center (JICE). The telecommunication sector of Japan was explored and there were opinion exchanges

with the Japanese Government regarding their societal problems.

ACHIEVEMENTS

- Gold Medalist in Bachelor of Technology, Electronics and Communication engineering. Ranked 1st among 155 students.
- 1986 Batch Gold Medal for student with best academic record in B.Tech. (Electronics and Communication Engineering)
- Stood in top 15 worldwide for IEEE Signal Processing cup 2016 and 2017. Team names: 50Hz of India (2016), Naadamaya (2017).
- · Stood 16th Nationwide in Junior Maths Olympiad
- 0.1 Percentile award Central Board of Secondary Education

RESEARCH PROJECTS

AUGUST to DECEMBER 2017 Report JUNIOR RESEARCH FELLOW AT NBRC, MANESAR

Brain Metabolite Profiling and its uses in Disease Modelling

Worked on non-invasive Magnetic Resonance Spectroscopy and applications in early detection of Neurological Diseases, with emphasis on Alzheimer's Disease.

WINTER 2016 Report IEEE Signal Processing Cup 2017

Real Time Beat Tracking

This is an international competition conducted by IEEE. Implemented a real time Beat tracking system that was deployed on a Raspberry Pi 3. Came in top 14 teams worldwide.

SUMMER 2016 Report Summer Research Fellow at IISc, Bangalore Vocal Tract Estimation in High Pitched Voices

Obtained a new method for vocal tract estimation by Sparse modelling of residual signal which worked great on synthetic speech.

WINTER 2015 Report IEEE Signal Processing Cup 2016

ENF Based Forensics

ENF of various power grids from Power and audio recordings were extracted and classified. Any audio recording could be tagged where it was recorded based on earlier classification. Stood in *top 15* worldwide in the same competition.

SKILLS

Strong programming skills, Ability to grasp complicated concepts and work in an interdisciplinary environment, Self Motivated.

WORKSHOPS / SHORT COURSES

- SPCOM-2016: Attended the workshops on Compressed Sensing and Bayesian inspired methods of sparse signal recovery
- Short Course on Advanced DSP Design Techniques at IIT-Kharagpur: This Course focused on coverage of techniques for designing efficient VLSI architectures for DSP.
- IEEE industrial trip to CDAC (Center for Development of Advanced Computing) Learnt the basic concepts and applications of IoT and Augmented Reality

MEMBERSHIPS

2017-2018 Institute of Electrical and Electronics Engineers: IEEE-NITK Chapter SPS Project Secretary 2015-2017 Institute of Electrical and Electronics Engineers: IEEE-NITK Chapter Executive Member

INTERESTS AND ACTIVITIES

- Swimming and Cycling to short trips: So many amazing places near college where I love to cycle weekly.
- Building stuff all the way from simple mechanics to bots: We do this almost every year during our college fest Engineer.
- · Learning new things and exploring