

OREGON STATE UNIVERSITY

CS 472 - COMPUTER ARCHITECTURE

SPRING 2014

Lab 3

Arm Assembly Book Exercises

Author:

Drake Bridgewater
Ryan Phillips

Professor:

Kevin McGRATH

April 27, 2014

For this lab, you will be implementing some exercises from the book in ARM assembly.

All requested exercises should be tested from a main body of the code, and should comprise a single, testable program in ARM assembly.

3.57 We need to swap the following registers. Do this using block moves.

Before	After
r1	r3
r2	r4
r3	r5
r4	r6
r5	r7
r6	r1
r7	r2

block_move/block_move.asm

```
AREA block_move, CODE, READWRITE
2   ENTRY

4   ; note - memmap:
   ; rw for: 0xffff0000, 0xffffffff
6   ; for stack pointer?

8   ; adding in values for testing
   MOV r1, #1;
10  MOV r2, #2;
   MOV r3, #3;
12  MOV r4, #4;
   MOV r5, #5;
14  MOV r6, #6;
   MOV r7, #7;
16
   STMDB sp!, {r1-r7}
18  LDMIA sp!, {r3-r7}
   LDMIA sp!, {r1,r2}
20
1   b     1 ; infinite loop
22
END
```

3.59 Write a function (subroutine) that inputs a data value in register r0 and returns value in r0. The function returns $y = a + bx + cx^2$, where a, b, and c are parameters built into the function (i.e., they are not passed to it). The subroutine also performs clipping. If the output is greater than the value d, it is constrained to d (clipped). The input in r0 is a positive binary value in the range 0 to 0xFF. Apart from r0, no other registers may be modified by this subroutine.

```

2      AREA quad_func, CODE, READWRITE
      ENTRY

4      ; mul requires more than one register
      ; we must assume then that we can modify registers?
6      ; let's just save r1-r4 and then restore at the end
      ;
8      ; note: i had to memmap 0xffffffff0, 0xffffffff to write in order to
      use sp
      STMDB    sp!,{r1-r4}
10
12     MOV     r0, #5 ; user input
14
16     MUL     r1, r0, r0 ; x^2 -> r1
18     LDR     r2, Cv ;
20     MUL     r4, r1, r2 ; cx^2 -> r4
22
24     LDR     r2, Bv ;
26     MUL     r3, r0, r2 ; bx -> r3
28
30     LDR     r2, Av ; a -> r2
32     ADD     r1, r2, r3 ; a + bx -> r1
34     ADD     r1, r1, r4 ; (a + bx) + cx^2 -> r1
36
38     LDR     r2, Dv ;
40     CMP     r1, r2 ; compare result to Constraint
42     BLE     Finish ; it's less than... good!
44     MOV     r1, r2 ; else: replace with constaint

30 Finish    MOV     r0, r1 ; r0 contains final result
      ; restore registers
32     LDMIA   SP!, {r1-r4}
      Done    B      Done
34
36     ; These are the customs variables for A,B,C, & D
      Av      DCD     2
38     Bv      DCD     3
      Cv      DCD     4
40     Dv      DCD     200 ; our constraint

42     END

```

3.60 A computer has three eight-element vectors in memory, V_a , V_b , and V_c . Each element of a vector is a 32-bit word. Write the code to calculate all elements of V_c if the i th element is given by

$$V_{c_i} = \frac{1}{2}(V_{a_i} + V_{b_i})$$

avg_vector/avg_vector.asm

```
2      AREA avg_vector, CODE, READONLY
      ; once again: map -> rwe: 0, 0x0000ffff
4
      MOV    r0, #0 ; our counter
6
      ADR    r1, Va
8      ADR    r2, Vb
      ADR    r3, Vc
10
      loop   LDR    r4, [r1], #4
12          LDR    r5, [r2], #4
          CMP    r0, #8 ; if at 7, we have performed all 8 calculations
14          BEQ    done
          ADD    r0, #1 ; increment our loop counter
16          ADD    r7, r4, r5
          ASR    r7, r7, #1 ; shift of one bit divides by 2
18
          STR    r7, [r3], #4 ; save value to Vc
20
          b      loop
22
      done   b      done
24
      Va     DCD 5,5,5,5,7,7,7,8
26      Vb     DCD 1,2,3,4,5,6,7,8
      Vc     DCD 0,0,0,0,0,0,0,0 ; this is just a place holder for Vc
28
      END
```

Endianness Test/Flip A function which tests the endianness of the system, and flips it as requested. This will be expanded upon in a later lab to examine the concept of endian neutral programming.

endianness_testing/endianness2.asm

```
2      AREA endianness_testing, CODE, READWRITE
      ENTRY
      ;A function which tests the endianness of the system, and flips it as
      ;requested. This will be expanded upon in a later lab to examine the
      ;concept of endian neutral programming.
4
      MOV    R0, #1 ; if 1, swap
6
      ADR    R1, x
8      LDRB  R2, [R1], #1
      LDRB  R2, [R1], #1
10     LDRB  R2, [R1], #1

12     ADR    R3, y
      LDRB  R4, [R3], #1
```

```

14
15     CMP      R2, R4
16     BEQ      big ;
17     b        small
18
19     big
20     CMP      R0, #1
21     BNE      1
22     b        swap

24     small
25     CMP      R0, #1
26     BNE      1
27     b        swap
28
29     swap
30
31     l        b        1 ; infinite loop
32
33     x                DCD      4294945450 ; fffffaaa
34     space      10
35     y                DCD      2863311530 ; aaaaaaaaa
36
37     END

```
