P2147

SEAT No. :	
------------	--

[Total No. of Pages : 2

[4460]-737

M.E. (E & TC) (VLSI and Embedded Systems) RECONFIGURABLE COMPUTING

(2013 Pattern) (Semester - I)

Time: 3 Hours [Max. Marks: 50

Instructions to the candidates:

- 1) Attempt any five questions out of 8.
- 2) Neat diagrams must be drawn wherever necessary.
- 3) Figures to the right indicate full marks.
- 4) Use of logarithmic tables slide rule, Mollier charts and electronic pocket calculator and steam tables are allowed.
- 5) Assume suitable data, if necessary.
- Q1) a) With help of suitable example explain difference between reconfigurable machines and conventional processor.[4]
 - b) Explain delta delay, intrinsic delay, interconnect delay pertaining to RD.[3]
 - c) Compare FPGA, GPP, ASIC with respect to functional capacity, data density and functional diversity. [3]
- Q2) a) How would you modify the present multicontext FPGA to convert into RFPGA? Explain in brief.[4]
 - b) How to calculate instruction bandwidth of LUT based structure? How does that BW make a decision of on/off chip memory? [3]
 - c) How to compute area on chip per bit PE? Give the expression and Explain. [3]
- **Q3)** a) What is partially reconfigurable? Is it supported in any present device? How do you decide that the task needs fully reconfigurable device? [4]
 - b) Give the issues in Reconfigurable Network Design. [3]
 - c) Write short note on Configurable, Programmable, and fixed-Function devices. [3]

Q4)	a)	Draw and explain architecture of DPGA?	[4]
	b)	What are the research challenges in the design and developmen Reconfigurable devices?	t of [3]
	c)	What are the problems with simple networks? Explain in details vexample.	with [3]
Q5)	a)	State and explain reconfigurable device characteristics.	[4]
	b)	Explain the terms functional density, functional diversity and data den with reference to reconfigurable devices.	sity [3]
	c)	What is need of instruction compression? What are its techniques? What is best suitable for RD?	nich [3]
Q6)	a)	Explain hierarchical interconnects in detail. What are its effects on performance of the reconfigurable device?	the [4]
	b)	What is Rent Rule? Explain its importance.	[3]
	c)	Find area required for interconnect a 2500 4-LUT device. Assuminimum wire pitch is 8λ and the crossbar is implemented with layers of dense metal routed at this minimum wire-pitch.	
Q7)	a)	Give the first order comparison of area occupied by different blocks chip of FPGA. What is conclusion?	s on [5]
	b)	Give mathematical analysis of switch, channel and wire growth.	[5]
Q8)	a)	What are the advantages of MATRIX architecture over general purp architecture? Draw the block diagram and briefly explain the functio each block.	
	h)	Write short note on Network utilisation efficiency	[5]

