Total No. of Questions: 8]				30	SEAT No. :				
PA-938			•		[Total]	No. of Pages : 2			
			[5927]	-379					
B.E. (Electronics & Telecommunication Engineering)									
VLSI DESIGN & TECHNOLOGY									
(2019 Pattern) (Semester - VII) (404182)									
Time ·		0 0 V				ax. Marks: 70			
Time: 2½ Hours] Instructions to the candidates:					[17]	in ivitating . 70			
1		e Q,1 or Q.2, Q.3 or Q	Q.4, Q.5 or	Q.6, Q.7 or Q	2.8.				
2		t diagrams must be dr							
3	) Figu	res to the right indic	ate full ma	rks.					
4	) Use	of electronic pocket c	calculator i	s allowed.					
5	) Assi	ime sitable data, if ne	cessary.		265				
	3			20	, ·				
<b>Q1</b> ) a)	*	w and explain the arc			_				
b)		at are the technolog	gies supp	orted by FP	GA? Explain				
	deta	il.		20°		[8]			
			OR						
<b>Q2</b> ) a)		and Explain in brie		,)	and Synthesis				
b)	Dra	Draw and Explain the following for FPGA: [12]							
	i)	Logic Cell							
	ii)	Programmable Sw	vitch Matr	1X					
	iii)	I/O Block	•			500			
	_					.00			
<b>Q3</b> ) a)		ign CMOS logic fo				[5]			
b)		w 2:1 Mux using C			Comment on	y -			
	trai	sistors using TG ar	ia CMOS OR		0,00	[12]			
O(1)	Dof	ing Capling and Ev			o alina and i	ta affact on at			
<b>Q4</b> ) a)		ine Scaling and Exp t 4 parameters.	piani any	one type of	scaling and i	[9]			
b)		lain the following te	erms ·		9	[8]			
0)	i)	Velocity Saturation			3	[0]			
	ŕ	•		9. As. 16	o V				
	ii)	Hot Electron Effe	Ct	9.					
						P.T.O.			
				8.					

Q5)	a)	Which Lambda rules are used for CMOS Layout? Give its significance	.[ <b>6</b> ]
	b)	Explain the steps involved in fabrication of CMOS transistor with suita diagram.	able <b>12</b> ]
		OR	
<b>Q6</b> )	Dra	w the block diagram of half adder and its truth table. Draw it CM	OS
~	tran	sistor level circuit Draw Euler's Path for both networks. Draw the s	
	diag	gram for sum and Carry (outputs) of HALF ADDER.	18]
<b>Q</b> 7)	a)	Explain different types of faults existing in VLSI chips.	[8]
	b)	Explair Controllability. Observability and Predictability in testability.	[9]
		OR OR	
<b>Q</b> 8)	a)	Explain Path sensitization method.	[8]
	b)	Explain JTAG boundary Scan, Explain all the pins involved.	[9]
	7		
	,		
			3
		69.76.76.76.85 69.76.76.76.76.85	
		8. S.	
		-379  2 89.248.216.238 12 12 12 12 12 12 12 12 12 12 12 12 12	
		Sp. '	
[59:	<b>27</b> ].	-379	
		<b>&gt;</b>	