Total No. of Questions	:	8]	
-------------------------------	---	----	--

SEAT No.:	

P3223

[4660] - 1194

[Total No. of Pages : 2

M.E. (E & TC -VLSI and Embedded System) RECONFIGURABLE COMPUTING (2013 Credit Pattern) (Semester - I) (504203)

Time: 3 Hours] [M			Marks : 50
Insti	ructi	ions to the candidates:	
	<i>1)</i>	Attempt any 5 questions out of 8.	
	<i>2)</i>	Neat diagrams must be drawn wherever necessary.	
	<i>3)</i>	Figures to the right indicate full marks.	
, ,		Use of logarithmic tables slide rule, Mollier charts, and electronic pocket and steam table are allowed.	calculator
	5)	Assume suitable data, if necessary.	
Q1)	a)	State and explain reconfigurable device characteristics.	[4]
	b)	Explain delta delay, intrinsic delay, interconnect delay pertaining	to RD. [3]
	c)	Compare various processor architectures with reconfigurable arc in brief.	chitecture [3]
Q2)	a)	How would you modify the present multicontext FPGA to con RFPGA? Explain in brief.	nvert into
	b)	How to calculate instruction bandwidth of LUT based structudoes that BW make a decision of on/off chip memory?	re? How [3]
	c)	How to compute area on chip per bit PE? Give the expres Explain.	ssion and
Q3)	a)	Discuss various reconfigurable devices developed yet.	[4]
	b)	Give the issues in Reconfigurable Network Design.	[3]
	c)	Write short note on Configurable, Programmable, and fixed-devices.	Function

Q 4)	a)	Draw and explain architecture of DPGA? [4]
	b)	What are the research challenges in the design and development o Reconfigurable devices? [3]	
	c)	What are the problems with simple networks? Explain in details with example. [3	
Q 5)	a)	Explain RP space area model mathematically. [4]
	b)	Explain the terms functional density, functional diversity and data density with reference to reconfigurable devices. [3]	
	c)	What is need of instruction compression? What are its techniques? Which is best suitable for RD?	
Q6)	a)	Explain hierarchical interconnects in detail. What are its effects on the performance of the reconfigurable device? [4]	
	b)	What is Rent Rule? Explain its importance. [3]
	c)	Find area required for interconnect a 2500 4-LUT device. Assume minimum wire pitch is 8λ and the crossbar is implemented with two layers of dense metal routed at this minimum wire-pitch. [3]	0
Q7)	a)	Give the first order comparison of area occupied by different blocks or chip of FPGA. What is conclusion? [5]	
	b)	Give mathematical analysis of switch, channel and wire growth. [5]]
Q8)	a)	What are working RC examples? What tasks are being performed by them?	
	b)	What is partially reconfigurable? Is it supported in any present device? How do you decide that the task needs fully reconfigurable device? [5]	
		ф ф ф	