Total No. of Questions : 8]	SEAT No. :
D/11/2	[Total No. of Pages 12

[5255]-640


## M.E. (E & TC) (VLSI and Embedded Systems) ASIC DESIGN

(2013 Pattern) (Semester-III) (604202)

<i>T</i> : 2	
Time : 3 . Instructi	Hours] [Max. Marks: 50 ons to the candidates:
111311 acti 1)	Answer any five questions.
2)	Neat diagrams must be drawn wherever necessary.
3)	Figures to the right indicate full marks.
4)	Use of electronic pocket calculators is allowed.
5)	Assume suitable data, if necessary.
<b>Q1)</b> a)	Explain in brief the combinational and sequential modelling with an example. [4]
b)	What is ASIC library? What is need of library? [3]
c)	Discuss the economics of using ASICs in a product. [3]
<b>Q2)</b> a)	Explain the various steps in ASIC design. [4]
b)	Write a VHDL code for a sequence detector, which detects the sequence '10101' using Mealy Machine. [4]
c)	Differentiate between channelled and channel less Gate Array. [2]
<b>Q</b> 3) a)	What is mean by Gate Level Simulation? [4]
b)	What is cross talk noise in context of ASIC design? How it can be avoided? [4]
c)	Explain the different timing parameters used for Static Timing Analysis.[2]

*Q4*) a) What is mean by signal integrity problem? How to overcome it? [4] What are the different testing approaches for mixed signal Analogue and b) Digital circuits? [3] Explain signal integrity effects in ASIC design. c) [3] What are different objectives of system partitioning and explain different **Q5)** a) algorithms used for the same. [4] What is force directed placement algorithm? Explain different force b) directed placement algorithms. What are the different approaches for global routing? c) [3] What is system partitioning? Explain any one algorithm used for system **Q6)** a) partitioning? [4] b) Differentiate pre layout and post layout simulation with respect to ASIC. [3] Classify fault Model. Find the Test Set for the Circuit Shown in Fig. 1. c) to find the maximum fault coverage.

## Consider the RC network given below: **Q7**) a)



- Calculate the Elmore's delay from In to Out 1 and from In to Out 2. i) Which one is critical path?
- Assume  $R = 100\Omega$  and C = 10fF, Calculate the Elmore's delay of ii) the critical path you find in part 1.
- Explain the ASIC verification and its issues. Write the features of any b) four EDA tools. [5]
- Write short notes on (any two **Q8)** a)

[5]

[5]

- Design Reuse i)
- Simulation ii)
- Controllability and Observability iii)
- Explain the Boundary Scan Test. b)

[5]

