		of Questions : 6] SEAT No. :	
PC	3 93	[Total No. of Pages : [6359] 513	2
5	S.E.	(ELECTRONICS / E&TC/Electronics & Computer (Electronics	
	Eı	ng.(VLSI Design & Tech.)/Electronics & CommAdv. Comm. Tech.)	
		DIGITAL CIRCUITS	
		(Insem) (2019 Pattern) (Semester-III) (204182)	
		Hour] [Max. Marks : 3	<i>30</i>
Instr		ons to the candidates:	
	1)	Answer Q1 or Q2, Q3 or Q4, Q5 or Q6.	
	<i>2) 3)</i>	Figures to the right indicates full marks. Neat diagram must be drawn wherever necessary.	
	<i>3) 4)</i>	Use of non-programmable calculator is allowed.	
	<i>5)</i>	Assume suitable data, if necessary.	
	- /	20.	
Q 1)	a)	Explain the following characteristics of digital IC's:	6]
		i) Figure of Merit	
		ii) Propagation delay.	
		iii) V _{IH} and V _{OH}	
	b)	Draw and explain the working of CMOS Inverter.	4] (
		OR	3
()2)	٥)	Draw and explain the working of 2- input TTL NAND gate.	ز لار
Q2)	a)		υj
		List advantages of Totem Pole.	
	b)	Explain the following characteristics of digital IC's:	4]
		i) Noise Margin	
		ii) Fan out and Fan in	
<i>Q3</i>)	a)	Design full adder using logic gates.	4]
	b)	Minimize the following expression using K-map and implement using logic gates: $Y = \Sigma m(1, 3, 5, 9, 11, 13)$	ng 6]
		OR OR	

Q 4)	a)	Design 3-bit Gray code to Binary converter.	[6]
	b)	Design full subtractor using logic gates.	[4]
Q 5)	a)	Minimize the following function using K-map and implement it us	
		only NAND gates. $F(P,Q,R,S) = \sum_{i=1}^{n} (4,5,6,7,8,12) + d(1,2,3,9,11,14)$	[6]
	b)	Compare TTL and CMOS logic families.	[4]
	-)	OR	1-1
Q6)	a)	Explain the current parameters in TTL logic.	[4]
2 /	b)	Minimize the following function using Quine Mc Clusky method.	[6]
	o)	93	[v]
		$F(A, B, C, D) = \Sigma \pi(0, 3, 5, 7, 12, 15) + d(2, 9).$	
	-		
		8	30
		18 J. 16 J. 16 J. 18 J.	
		6. Ko.	
		Restriction of the state of the	