Total No. of Questions : 8]	9	SEAT No.:
P3183		[Total No. of Pages :

	171.	SYSTEM ON CHIP	ENIS)	
		(2017 Pattern) (Semester - II) (504208)		
		-	ax. Marks: 50	
Irisir	ucuo 1)	ons to the candidates; Answer any five questions.		
	<i>2)</i>	Neat diagrams must be drawn wherever necessary.		
	<i>3)</i>	Figures to the right side indicate full marks.		
	<i>4)</i>	Use of calculator is allowed.		
	5)	Assume suitable data if necessary.		
		25. The second s		
Q1)	a)	Enlist the various limitations of Dataflow Models?	[4]	
	b)	How to determine the hardware implementation of an FSM	MD? [6]	
<i>02</i>)	a)	Enlist the various limitations of Control flow models?	[4]	
Q2)	a)	Emist the various minitations of Control now models:	[ד]	
	b)	What is the Need for Concurrent Models?	[6] ~	5
Q3)	a)	Which are the Factors Affecting Delay and Slew?	[4]	
	b)	Write a brief overviwe on CONTROL hazards in associati	ion with RISC	
	-)	Pipeline.	[6]	
. \	,		<i>,</i>	
Q 4)	a)	Explain different Timing Parameters for Digital logic?	[4]	
	b)	What do you mean by Control Design? Explain in detail th	e Hierarchical	
		Control design approach?	[6]	
Q5)	a)	Write a note on Timing parameters for digital logic?	[4]	
	b)	Write a note on Simulation - Synthesis Mismatch?	[6]	
		0.		

Q6) a)	Write a note on Memory Optimization and Management?	[4]
b)	Write a note on Bus Synchronization along with the Challenges in Enable Synchronization Method?	n it and [6]
Q7) a)	What are the Design Issues and Techniques for image codec?	[4]
b)	Enumerate on Energy Management techniques for SOC?	[6]
Q8) a)	Explain the Important Issues for Embedded Compilers	[4]
b)	Write a note on "A SOC Controller for Digital still Camera"?	[6]
[5872]-2	Replace of the state of the sta	