Tota	l No.	of Questions : 8]	SEAT No.:	
PA	-74 3		[Total No. of Pages : 2	
		[5928]-210		
		M.E. (E & TC) (VLSI & Embe	dded System)	
,	TES	STING AND VERIFICATION OF	•	
		(2017 Pattern) (Semester - II		
			_) (001_0_)	
Time	e : 3 I	Hours]	[Max. Marks: 50	
Insti	ructio	ons to the candidates:		
	<i>1</i>)	Answer any 5 questions from the following.		
	<i>2</i>)	Neat diagrams must be drawn wherever nece	essary.	
	<i>3</i>)	Figures to the right indicate full marks.		
	<i>4</i>)	Assume suitable data, if necessary.		
Q1)	a)	Briefly discuss how VLSI technology trends have affected the domain		
of testing.			[5]	
		3		
	b)	Differentiate between Defect, Fault and En	rror. [5]	
		6,00		
Q2)	a)	List different types of testing VLSI. Expla	ain any two in brief. [6]	
	b)	Differentiate between verification and te	sting with respect to VLSI	
	0)	process.	ial	
Q3)	a)	What is the need of fault simulation. Ex	plain in details serial fault	
ر د کی		simulation algorithm.	[5]	
	b)	Explain fault equivalence of combinati		
		examples.	[5]	

Q4) a) Explain briefly observability and controllability. [5]

b) Differentiate between combinational circuit test generation and sequencial circuit test generation. [5]

With the help of neat diagram explain LFSR and signature compaction *Q5*) of BIST. [5] b) How Analog testing is different than digital testing. [5] Explain need of DFT Also explain scan architecture briefly. Q6)[5] Explain different test pattern generation methods for BIST. [5] Write a short note on "SOC Testing". [5] Q7)short note on ATPG. [5] Write a short note on "Embedded core testing". Q8)[5] b) State importance of avoiding design errors in hardware design. [5] A String State of the State of