
Total No. of Questions: 8]		SEAT No.:
P4592	[5355]-168	[Total No. of Pages : 2
M.E. (E&T)	C - VLSI & Embedde	d Systems)

FAULT TOLERANT SYSTEMS (2013 Course) (Semester-III) (604201) Time: 3 Hours] [Max. Marks: 50 Instructions to the candidates: Attempt any five questions. *2*) Neat diagrams must be drawn wherever necessary. 3) Assume suitable data if necessary. *Q1*) a) Write short notes on: External & internal models. [4] What is statistical fault analysis? b) [6] Describe the various trade-offs which need to be considered for DFT. **Q2**) a) **[6]** Discuss the concept of hardcore b) [4] Explain the significance of an intersection operator with its table. **Q3**) a) [5] Construct a binary decision diagram for $f = \overline{abc} + a\overline{bc} + abc$ considering b) "a" as root node. Explain the following concepts with respect to the design for testability *Q***4**) a) (DFT) technique: **[6]** Monostable multivibrators. i) Oscillators & clocks. Write a short note on fault sampling. **[4]** b)

Q5) a) List and explain various levels of modeling.b) Draw and explain state diagram of TAP controller.[7]

- With the help of suitable schematic explain the simulation process. [5] **Q6**) a)
 - Find the test vector to detect stuck-at-0 fault at the output of G2 gate in b) following figure. (Figure 1). [5]



Define the following terms: **Q7**) a)

[4]

- Explicit fault model. i)
- Implicit fault model. ii)
- With the help of neat diagram explain the working of IEEE 1149.1 test b) bus circuitry. **[6]**
- Write a short note on redundant circuit. **Q8**) a)

[5]

Describe the following terms: b)

[5]

- Input inertial delay model. i)
- Output inertial delay model. ii)

