<b>Total No. of Questions: 6</b>	]
----------------------------------	---

P494

SEAT No.:			
[Total	No	of Dogos	. 1

## TE/Insem/APR - 21 T.E. (E & TC) EMBEDDED PROCESSORS (2012 Pattern) (Semester - II)

Time: 1 Hour] [Max. Marks: 30 Instructions to the candidates: Answer Q.1 or Q.2, Q.3 or Q.4 and Q.5 or Q.6. 1) 2) Neat diagrams must be drawn wherever necessary. 3) Figures to the right indicate full marks. Use of calculator is allowed. Assume suitable data, if necessary. Draw and explain programming model of ARM 7. *Q1*) [5] b) Explain bits and it's function in CPSR? What is need of SPSR. [5] a) Explain the privileged and non - privileged modes of processor. Q2)b) Explain following ARM instructions (any two) ANDS  $r_0$ ,  $r_1$ ,  $r_2$ i) RSB R<sub>0</sub>, R<sub>1</sub>, # 4 ii) STMDA  $R_0!$ ,  $\{R_1 - R_3\}$ iii) MLA  $R_0$ ,  $R_1$ ,  $R_2$ ,  $R_3$ Explain the relationship between Fosc, CCLK, Fcco w.r.t. PLLO. Show Q3)the frequency calculations to achieve CCLK = 60 MHz. [6] b) Explain in brief system control block in LPC2148 [4] OR

With an interfacing diagram, explain LCD (16 × 2) interfacing with **Q4**) LPC2148. Write algorithm for the same. b) State the features of LPC2148. [4] Draw and explain interfacing of GPS module with LPC2148. Q5)a) [5] b) What are SFRs associated with ADC in LPC2148. Write algorithm to use on - chip ADC in LPC2148. [5] OR Compare I2C and SPI protocol. **Q6**) [5] a) b) What is vectored interrupt controller (VIC) in LDC2148? Explain significance of it. [5] S. As. 16.28 Solves of the State of the Stat

TE/Insem/APR-21