Total No. of Questions : 8]	20	SEAT No. :
	Q-	
P3595	Q-7	[Total No. of Pages : 2

## [5152]-136

## S.E.(Electronics/Electronics & Telecommunication) **INTEGRATED CIRCUITS (Semester-II)**

(2012 Pattern) Time: 2 Hours [Maximum Marks: 50 Instructions to the candidates. Answer Q1 or Q2, Q3 or Q4, Q5, or Q6 and Q7 or Q8. 1) Neat diagrams must be drawn wherever necessary. Figures to the right indicate full marks. Use of electronic pocket calculator is allowed. Assume suitable data, if necessary. Derive the expression for  $I_{CQ}$  and  $V_{CEQ}$  for dual input balanced output *Q1*) a) difference amplifier using r-parameters. Define and explain following terms with respect to Op-Amp: slew Rate, b) input Bias Current & input offset voltage. OR What is the need of frequency compensation? Explain dominant pole **Q2)** a) method of external frequency compensation. With neat diagram explain block diagram of Op-Amp and function of b) each block. What are the problems associated with the ideal differentiator? Draw *O3*) a) neat circuit diagram of practical differentiator and explain its operation with its frequency response. [6]

Draw and explain Non inverting amplifier using Op-amp. Derive the b) expression for its output voltage. [6] *Q4*) a) Explain the necessity of Precision rectifier and explain the operation of half wave precision rectifier with neat circuit diagram. Draw and explain operation of inverting Schmitt trigger using Op-amp b) with neat waveforms. [6] With the help of neat diagram explain the operation of Weighted binary **Q5)** a) resistor type of DAC. [7] Draw neat diagram and V to I convertor with floating load and explain b) its operation. [6] OR Calculate output voltage of 8 bit DAC for digital input 10000000, 11111111 *Q6*) a) & 11110000 with reference voltage of 5V. [6] With the help of neat diagram explain the operation of Flash type ADC. b) [7] Draw and explain circuit of Frequency synthesizer using PLL. **Q7**) a) Draw neat diagram and explain three terminal adjustable voltage regulator b) with expression for output voltage. OR Explain operation of PLL with the help of neat block diagram. Define the *Q8*) a) terms Lock range and capture range. [7]

Explain three terminal positive voltage regulator with typical circuit diagram.

What are various output voltages available from such different ICs? [6]

b)