Total No. of Questions: 8]	20	SEAT No. :
P4010		[Total No. of Pages : 2

[5155] - 258

M.E. (E & T/C) (VESI & Embedded Systems)

		DIGITAL CMOS DESIGN	
		(2013 Pattern)	
Time	2:3 H	Hour] [Max. Marks	: 50
		ns to the candidates:	
	1)	Answer any five questions.	
	2)	Assume suitable data, if necessary.	
	3)	Neat diagram must be drawn wherever necessary.	
	<i>4)</i>	Use of non programmable pocket calculator is allowed.	
Q 1)	a)	Explore various wiring parasitics in detail. What are its effects performance of the circuit? How to take care of them?	5 on [5]
	b)	What is SPICE? Explore SPICE model for enhancement type MOI device in detail.	FET [5]
Q 2)	a)	Starting with derivation for power dissipation, explain its relation version the propagation delay of CMOS circuit.	with [5]
	b)	Explore cross talk & causes of it. What are solutions while design?	[5]
Q 3)	a)	Starting with different operating regions of MOSFET, explore equiva circuits along with parasitics.	lent
	b)		
	b)	Draw layout view & cross section of CMOS Inverter. Mention dimension	[4]
	c)	Write note on interconnects.	[2]
Q4)	a)	What is need of logical efforts? What are the techniques involved? I does it lead to optimization of CMOS circuit?	How [4]
	b)	Explain the delay estimation techniques in detail. Give suitable example	e.[4]
	c)	What are the advantages of transistor sizing?	[2]
		P.	?.T.O.

Q 5)	a)	With the help of Voltage Transfer Characteristics of CMOS Inverter, explain overall threshold & cares to be taken for symmetry. [4]		
	b)	Design D flip flop using transmission gates. What are limitations?	[4]	
	c)	What is meant by active area on chip? Give example.	[2]	
Q 6)	a)	Draw FSM diagram for coffee vending machine. Write HDL code.	[4]	
	b)	Design CMOS logic for $F = A + BCD$. Compare with other meth with respect to area on chip.	ods [4]	
	c)	Write note on metastability.	[2]	
Q 7)	a)	Explore dynamic circuits in detail.	[4]	
	b)	What is need of NORA logic? Explain operation of such typical logic	.[4]	
	c) \	What is effect of lowering threshold voltage of MOSFET on spe Explain.	ed? [2]	
Q8)	a)	Explore high speed design techniques in detail.	[4]	
	b)	What is necessity of sense amplifier circuit? With the help of diagrexplain the operation of such typical circuit.	am, [4]	
	c)	What is necessity of sense amplifier circuit? With the help of diagrexplain the operation of such typical circuit. Write note on static CMOS.	[2]	