Total No. of Questions: 8]		of Questions : 8]	SEAT No.:			
P6613			[Total No. of Pages : 2			
		[6181] 176				
		B.E. (Electronics & Telecommunication VI SUDESIGN TECHNOLOGY)	0			
VLSI DESIGN & TECHNOLOGY						
		(2019 Pattern) (Semester-VII)	(404182)			
Time	: 21/	2 Hours]	[Max. Marks : 70			
Instru	ıctio	ons to the candidates:				
	1)	Answer Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or	Q.8.			
	2)	Neat diagrams must be drawn wherever necessary.				
	3)	Figures to the right indicate full marks.	9			
	4)	Use of electronic pocket calculator is allowed.				
3	5)	Assume suitable data, if necessary.				
		Sp.	50			
<i>Q1</i>)	a)	Distinguish between FPGA and CPLD.	[6]			
	b)	Explain with diagram SRAM and Anti-fuse p	rogramming techniques used			
		in FPGA?	[6]			
	c)	Write short note on VLSI Design flow with	respect to PLDs. [6]			
		OR				
<i>Q</i> 2)	a)	Write short note on CPLD.	[6].			
٧-/	b)	Explain synthesis and simulation tools in brid				
		(^·	:0			
	c)	Give typical features and specifications of F	PGA.			
<i>Q3</i>)	a)	Draw and explain CMOS Inverter transfer ch	aracteristics with all regions			
		in detail.	$\mathcal{S}' \mathcal{S}' $ [7]			
	b)	Draw CMOS logic for $Y = \overline{AB + CD + E}$. Ca	lculate W/L ratio for NMOS			
	-,	and PMOS & area needed on the chip.	[10]			
		OR	[=0]			
.						
<i>Q4</i>)	Wr	rite short note on:	200			
	a)	Body effect.	[4]			
	b)	Channel length modulation.	[4]			
	c)	Draw NAND, NOR, AND, OR gates using	CMOS. [9]			

P.T.O.

Q5)	a)	Explain Antenna effect.	[5]			
	b)	Explain Electro migration effect in detail.	[5]			
	c)	Draw stick diagram of CMOS inverter, 2 input NAND and NOR gates	s.[8]			
		OR				
Q6)	a)	Explain LAMBDA rules used for CMOS layout design.	[6]			
	b)	Write short note on Drain punch through.	[6]			
	c)	Write SPICE code for CMOS invertor for AC analysis.	[6]			
Q 7)	a)	Write short note need of design for Testability & Adhoc DFT techniq	ues.			
		9.7°	[8]			
	b)	Explain stuck at fault models with suitable examples.	[9]			
		OR OR				
Q 8)	a)	Write short note on BIST with block diagram.	[8]			
	b)	Explain JTAG boundary scan method for testing.	[9]			
			2			
		6.7				
		20.7				
F / 4 /		And the state of t				
[618	[6181]-176					