b)

SEAT NO.:	
SEAT NO	

[Total No. of Pages: 1]

[7]

S.E. 2012 (Electronics/E&Tc) COMPUTER ORGANIZATION (Semester - II)

Time: 2 Hours Max. Marks: 50 Instructions to the candidates: 1) Neat diagrams must be drawn wherever necessary. 2) Figures to the right side indicate full marks. 3) Assume Suitable data if necessary Q1) Draw and explain the Von Neumann architecture [6] a) b) Represent (178.1875) 10 in single precision floating point format [6] OR Q2) Explain pipelining & superscalar operation [6] a) multiply the following numbers using bit pair recoding method [6] b) Multiplicand 01111 (15) 10110 Multiplier (-10)Write control sequence for execution of instruction ADD (R1), R2 using single Q3) [6] a) bus organization Draw and explain the interface between printer and processor b) [6] OR Q4) a) Explain different methods to handle multiple interrupt requests [6] Explain the steps involved in fetching a word from memory [6] b) Draw and explain the structure of Asynchronous DRAM and hence explain how [7] Q5) a) the data can be read or written in the DRAM b) Explain different mapping schemes for cache memory [6] Q6) Explain the concept of virtual memory. Explain how virtual address is translated [6] a) to physical address. With the help of a neat diagram, explain the working principle of SRAM b) [7] Q7) Explain the following instructions of 8086 with suitable example [6] a) i) XLAT ii)DAA iii) PUSH iv) IN v) TEST vi) LEA Explain interrupt structure of 8086 b) [7] OR Q8) a) Explain the following addressing modes of 8086 with examples [6] i) String addressing ii) Based Indexed addressing iii) Direct addressing

Draw the bit pattern for flag register of 8086 and explain significance of each bit