Tota	l No.	of Questions : 6] SEAT No. :	٦
P51	45	[Total No. of Pages :	2
		BE/Insem 551	
		B.E. (E & T/C)	
		VLSI Design & Technology	
		(2012 Pattern)	
Time	: 1 E	Hour] [Max. Marks : 3	0
Instr	ructio	ons to the candidates:	
	<i>1</i>)	Solve any three questions. (Q.1 or Q.2, Q.3 or Q.4 and Q.5 or Q.6,)
	<i>2</i>)	Neat diagrams must be drawn wherever necessary.	
	<i>3</i>)	Figures to the right side indicate full marks.	
	<i>4</i>)	Use of calculate is allowed.	
	<i>5</i>)	Assume suitable data if necessary.	
	X	9, 5,	
<i>Q1</i>)	a)	Write VHDL code for 2:1 Mux in structural as well as behavioura modeling styles.	
	b)	What is meant by metastability? Explain any one solution in detail. [5]	5]
		QR	
<i>Q</i> 2)	a)	What is sub program? Explore with suitable VHDL code.	Ì
	b)	What is need of attributes? Explain any three attributes in brief.	;]
		a significant of the significant	
<i>Q3</i>)	a)	With the help of suitable diagram of architectural details, explain the typical specifications of FPGA	

Compare CPLD & FPGA architectures in brief: b) [5]

OR

What is meant by synthesis in design flow? Explain in detail. **Q4**) a) **[5]**

Explore different types of simulations involved in high level design flow. b) Explore post layout simulation in detail. **[5]**

Explain signal integrity issues involved in VLSI design. **Q5**) a) **[5]** Write note on pad design. b) [5] OR What is the reason of clock skew? List various clock distribution **Q6**) a) techniques. Explain any one of them. [5] Write note on architectures for low power. **[5]**

BE/Insem.-551