Total 1	No.	of (	Dues	tions	:61
I Utter .	100	<b>UI</b> \	, u co	CIUIIS	• • •

D	1	1	Ω
r	Z	Z	O

[Total No. of Pages : 1

## Oct./BE/Insem. - 544

B. E. (E & TC)

## VLSI DESIGN AND TECHNOLOGY (2015 Course) (Semester - I) (404181)

7T° 1	W W I	20
Time: 1		:30
	ons to the candidates:	
1)	Solve Q1. or Q.2, Q.3 or Q.4, Q.5 or Q.6.  Neat diagrams must be drawn wherever necessary.	
2) 3)	Black figures to the right indicate full marks.	
3) 4)	Assume suitable data, if necessary.	
7)	Assume Sutuation and, if necessary.	
<b>Q1)</b> a)	Explain signal and variable difference in VHDL	[6]
b)	Explain different types of data types in VHDL	[4]
	OR OR	
<b>Q2)</b> a)	Explain function and procedure with example.	[6]
b)	Explain any two concurrent statements in VHDL with syntax.	[4]
<b>Q3)</b> a)	Explain what is metastability and solution for it.	[6]
b)	Explain clock jittu & clock skew.	[4]
	OR	ري.
<b>Q4)</b> a)	Explain power optimization techniques.	[6]
b)	List and explain briefly signal integrity issues.	[4]
<b>Q5)</b> a)	Draw and explain microcell in CPLD.	[6]
b)	Explain interconnect routing technique.	[4]
	OR S	
<b>Q6)</b> a)	Explain power optimization techniques.  List and explain briefly signal integrity issues.  Draw and explain microcell in CPLD.  Explain interconnect routing technique.  OR  Explain FPGA Synthesis and implementation.  Explain features of CPLD.	[6]
b)	Explain features of CPLD.	[4]

