Tota	l No.	of Questions : 8] SEAT No. :				
P31	02	[Total No. of Page	es : 2			
1 31	.02	[5670] 201				
B.E. (E & TC)						
VLSI Design and Technology						
		(2012 Pattern)				
Time	: 24	[Max. Marks	: 70			
Instr		ons to the candidates;				
	1) 2)	Answer Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or Q.8. Figures to the right indicate full marks.				
	<i>3</i>)	Neat diagrams must be drawn wherever necessary.				
	<i>4</i>)	Assume suitable data, if necessary.				
Q 1)	a)	Explain Data Objects in VHDL.	[6]			
	b) '	Write the features, specifications and applications of CPLD.	[7]			
	c)	Write VHDL code and test bench for D FlipFlop.	[7]			
		OR O				
Q2)	a)	Explore any four attributes in VHDL with suitable example codes.	[6]			
	b)	Draw and explain the CLB structure of FPGA device.	[7]			
	c)	Explain clock distribution techniques in detail.	[7]			
		, S				
Q3)	a)	Explain static and dynamic power dissipation with suitable mathema	tical			
		expressions.	[8]			
	b)	Draw NAND, NOR, EX-OR gates and 2:1 MUX using CMOS.	[10]			
		OR				

Draw CMOS inverter and explain VTC in detail **Q4**) a) [10]

Explain need for transmission gate. Draw 4:1 MUX using TG. [8] b)

With the help of equivalent circuit explain MOS as diode and resistor.[8] **Q**5) a)

Write short note on "Cascade Amplifier".

OR b) [8]

Q6)	a)	Draw and explain current mirror circuits.	[8]
	b)	Draw and explain current source and sink circuits.	[8]
Q 7)	a)	Explain TAP controller with state diagram.	[8]
	b)	Explain IEEE 1149.1 architecture.	[8]
		OR OR	
Q 8)	a)	Explain different fault models.	[8]
	b)	Explain boundary scan architecture.	[8]
		AAA ANA ANA ANA ANA ANA ANA ANA	
		96.	
		2,4	
		×, 29, 79; X	
		Rep. Med. 13. 13. 13. 13. 13. 13. 13. 13. 13. 13	20
		6.	
		%·V	5
		89.16.16.1 89.18.31.86.1	?
		19.18.16.28 on 12.18	
		6.	
		26.1	

[5670]-201