| Total | No. | of Questions: 8] | SEAT No.: |
|-------------|-------------|--|----------------------------------|
| P5124 | | | [Total No. of Pages : 2 |
| | | [5060]-744 | [10tal No. 01 Fages : 2 |
| | | M.E. (E&TC) (VLSI and Embedd | ad Systams) |
| | | | eu Systems) |
| | | ASIC DESIGN | 111) |
| 771 | | (2013 Pattern) (Semester - | |
| | | lours] ns to the candidates: | [Max. Marks: 50 |
| Instr | исно. 1) | Answer any five questions. | |
| | <i>2)</i> | Neat diagrams must be drawn wherever necessary | ; |
| | <i>3</i>) | Figures to the right indicate full marks. | • |
| | 4) | Use of electronic pocket calculators is allowed. | |
| | 5) | Assume suitable data, if necessary. | |
| Q1) | a) | Draw the design flow for an ASIC design proc | ess and explain each step.[4] |
| | | | 5 |
| | b) | What do you mean by ASIC cell library? An | d what should it contain?[3] |
| | c) | Compare different ASIC technologies | [3] |
| | | 20,000 | |
| Q 2) | a) | Explain in detail Gate array based ASICs. | [4] |
| | b) | Differentiate static and dynamic timing and why? | alysis. Which is better? and [3] |
| | c) | Write a VHDL code for sequence detector, '1101' using moore machine. | which detects the sequence [3] |

What is cross talk delay and cross talk noise in context to ASIC design? Which parameter it will severely affect? [4] **Q3)** a) **[4]**

- Explain Gate level mixed mode simulation and testing of ASIC. b) **[4]**
- Explain the synthesis process in detail. [2] c)

| Q4) | 4) a) Explain noise coupling and element matching with reaspects of mixed signal analog digital design. | | ectical [5] |
|-----|---|--|------------------------|
| | b) | Explain signal integrity effects in ASIC design. | [5] |
| Q5) | a) | What are objectives of system partitioning and explain different algorised for the same. | rithms [4] |
| | b) | What are the factors contributes to best floor planning? Explain in det | ail.[3] |
| | c) | What is parameter extraction pertaining to ASIC design? | [3] |
| Q6) | a) | Differentiate pre layout and post layout simulation with respect to AS | IC.[4] |
| | b) | What are the approaches to global routing? Explain in detail an algorithm to find shortest path. | y one [4] |
| | c) | Define channel density and Elmore's delay. | [2] |
| Q7) | a) A | Explain in detail about ATPG algorithm using test vectors with diagram. | n neat |
| | b) | Briefly explain Boundary scan test. | [4] |
| | c) | Define the term controllability and observability. | [2] |
| | | | 0 |
| Q8) | a) | Explain the Built In Self Test (BIST) with example. | [5] |
| | b) | Write short notes on Any two: | 5 [5] |
| | | i) Design Rule check (DRC) | 5 |
| | | ii) Features of EDA tools | |
| | | iii) Fault simulation | |
| | | | |
| | | Explain the Built In Self Test (BIST) with example. Write short notes on Any two: i) Design Rule check (DRC) ii) Features of EDA tools iii) Fault simulation | |
| | | | |
| | | S. S | |