Total No.	o. of Questions : 4] SEAT No. :	
PC225	[Total No. of Pages :	: 1
	B.E. (E&TC) (Insem)	
	VLSI DESIGN & TECHNOLOGY	
	(2019 Pattern) (Semester -VII) (404182)	
Time: 1		B <i>0</i>
<i>1)</i>	Answer Q.1 or Q.2, Q.3 or Q.4.	
2)	Figures to the right side indicates full mark.	
3) 4)	Draw neat diagram wherever necessary. Assume suitable data, if necessary.	
<b>Q1</b> ) a)	Explain Process Statement in VHDL with suitable examples. [5]	5]
b)	Explainany 2 Concurrent Statement in VHDL with suitable examples.	
		5]
c)	Write VHDL code for full adder using behavioral modeling style.	<b>5</b> ]
	S.	
<b>Q2</b> ) a)	OR Write VHDL Code for Arithmetic logic Unit and its test bench. [10]	0]
b)	Explain in brief different WAIT statements supported by VHDL. [	5]
<b>Q3</b> ) a)	What is Clock Jitter? What are sources of it?	51,7
<b>1</b> .)	Duayy state diagram and write WHDL and and its test hands for some	)
b)	Draw state diagram and write VHDL code and its test bench for sequence detector 111.	
	OR OF	
<b>Q4</b> ) a)	Why should supply and ground bounce be taken care? How are the	se <b>5</b> ]
b)	What is Setup time and Hold Time? Explain Meta-stability in detail. [	5]
c)	Explain Interconnect routing Techniques [	5]