Total No. o	f Questions :	: 6]
-------------	---------------	------

SEAT No.:	
-----------	--

[Total No. of Pages: 2

P4875
B.E./Insem. - 38

B.E. (E & T/C)

VLSI DESIGN & TECHNOLOGY

(2012 Pattern) (Semester - I)

(2012 Pattern) (Semester - 1)				
Time	:1 H	Iour] [Max. Marks :	30	
Instru	uctio	ns to the candidates:		
	<i>1</i>)	Answer Q1 or Q2, Q3 or Q4, Q5 or Q6.		
	2)	Figures to the right side indicate full marks.		
Q1)	a)	Explain different architectural modeling types in VHDL. Give br example of each.	ief [5]	
	b)	Write VHDL code for 4:1 MUX & write test bench for it.	[5]	
		OR		
<i>Q</i> 2)	a)	Draw FSM diagram & write VHDL code for 100 Moore sequendetector.	ce [5]	
	b)	What is need of function? Explain function call & function body in bri	ef. [5]	
Q3)	a)	Explore the architecture of FPGA in detail.	[5]	
	b)	Compare CPLD w.r.t FPGA.	[5]	
		OR		
Q4)	a)	How does logic get implement in CPLD & FPGA? What is conceptudifference?	ual [5]	
	b)	Explore Place & Rout (PAR) as well as timing verification w.r.t. CPL FPGA.	D/ [5]	

Q5) a)	List & explain signal integrity issues.	
b)	What is need of power optimization? Explain any one method.	[5]
	OR	
Q6) a)	What is clock jitter? How to eliminate?	[5]
b)	Explore interconnect routing techniques.	[5]