Total No	o. of Questions : 8]	290	SEAT No. :	
P599			[Total No. of	Pages: 2
		[6004]-548	· • •	
		s & Telecommuni		
		IGN & TECHNO		
	(2019 Pattern	n) (Semester - VII	l) (404182)	
	1/2 Hours] ions to the candidates:	×.	[Max. N	<i>1arks</i> : 70
1)	Neat diagrams must be dra	wn wherever necessary	2.	
2)	Figures to the right indica			
3)	Use of electronic pocket co			
4)	Assume suitable data, if ne	ecessary.	3	
Q1) a)	Compare CPLD and F applications.	FPGA on the basis o	f features, specificat	ions and
b)	Explain in brief classif	ication of PLDs.	.57	[6]
c)	Explain various stages	of Synthesis in FPG OR	A with suitable diagr	am. [6]
Q2) a)	Draw and explain the a	architecture of FPGA	. Explain CLB in det	ail. [10]
b)	Explain Clock Manage	ement Techniques in	FPGA.	[8]
Q3) a)	Design CMOS logic f and PMOS area neede			r NMOS [9]
b)	Discuss need for trans	mission gate. Draw	4:1 Mux using TG.	[8]
	O.X	OR		
Q4) a)	Draw CMOS logic for its stick diagram.	2 input NAND gate.	Explain its working a	and draw [9]
b)	Explain the working or	f CMOS inverter wit	h the help of Voltage	
٥)	curve.	\(\frac{1}{2}\)	30,000	[8]

Draw and explain ASIC design flow.

Discuss Lambda rules with diagram? (Any 6 rules) [6] **Q5)** a)

[6] b)

What is stick diagram? Draw Stick diagram of CMOS Inverter.

OR **[6]** c)

Qb)	Wr	ite short note on :	[18]	
	a)	Antenna Effect.		
	b)	Antenna Effect. Crosstalk. Electro migration.		
	c)			
Q 7)	a)	Explain need of Design for Testability.		
	b)	Explain Stack at Fault models in brief.		
		OR		
Q8)	a)	Write short note on Built in Self-Test.	[8]	
	b)	Write short note on Boundary Scan Method for testing.	[9]	
		Help of the state of boundary scale wellout for teaming the state of t		

[6004]-548