SEAT No.:			
[Total	No. of Pages	:	2

## P3945

## [5462]-668

## M.E. (E&TC - VLSI & Embedded System)

## ASIC DESIGN

(2017 Course) (Semester - III)

Time: 3	
Instructi	ions to the candidates .
1)	Answer any 5 questions.
2)	Neat diagrams must be drawn whenever necessary.
3)	Figures to the right indicate full marks.
<i>4</i> )	Use of electronic pocket calculators is allowed.
5)	Assume suitable data, if necessary.
<b>Q1</b> ) a)	Discuss the economics of using ASICs in a product. [4]
b)	What is ASIC library? What is need of Library? [4]
c)	What is test bench? [2]
<b>Q2</b> ) a)	What is logic level optimization? [3]
b)	How full custom ASIC is different from Semi-custom ASIC? [4]
c)	Explain the different steps in ASIC design flow. [3]
<b>Q3</b> ) a)	Explain timing driven floor planning and placement design flow. [4]
b)	Explain the final routing steps in ASIC design. [3]
c)	Discuss different CAD tool features. [3]
<b>Q4</b> ) a)	Which method is most widely used in K L algorithm in system partition steps? [3]
b)	Explain the concept of Design Reuse. [2]
c)	Classify the placement algorithms. Explain the min-cut algorithm with the help of example. [5]

<b>Q</b> 5)	a)	What is role of different capacitances in ASIC library design?	[4]	
	b)	Explain different SI issues in ASIC design.	[3]	
	b)	What are the challenges in Mixed mode design and simulation?	[3]	
<b>Q6</b> )	a)	Consider the RC network given below:	[5]	
		i) Calculate the Elmore's delay from In to Out 1 and from In to Out 2 Which one is critical path?		
		ii) Assume $R = 100\Omega$ and $C = 10$ pF, Calculate the Elmore's delather critical path found in part 1.	ay of	
		2 P Out 2 Tec  To To To Tec		
	b) \(\)	Explain the concept of pre and post estimation delay in timing analysis	s?[ <b>3</b> ]	
	c)	What is fault path detection?	[2]	
<b>Q7</b> )	a)	What is Partial Test?	[2]	
	b)	Write short note on any 2:	[4]	
		i) JTAG ii) BII BO		

- Fault Models
- What are practical aspects of mix analog digital design? [4] c)
- Explain the Synthesis process in detail. **Q8**) a) [3]
  - Explain self test with example. b) [3]
  - What are the different testing approaches for mixed signal Analog and c) Digital Circuits? **[4]**

