Total No. of Questions: 8]		SEAT No. :
P2264	$\sim$	[Total No. of Pages : 2
	[5254]-601	

		[5254]-601	
		B.E. (Electronics & Telecommunication)	
		VLSI DESIGN & TECHNOLOGY	
		(2012 Pattern) (Semester - I)	
Time	$2:2\frac{1}{2}$		x. <i>Marks</i> : 70
Insti	ructio	ons to the candidates:	
	1)	Answer Q. 1 or Q. 2, Q. 3 or Q. 4, Q. No. 5 or Q. 6 and Q.7 or Q	<i>Q.</i> 8.
	<i>2)</i>	Neat diagrams should be drawn wherever necessary.	
	3)	Use of electronic pocket calculator is allowed.	
	4)	Assume Suitable data if necessary.	
Q1)	a)	Explain Metastability with timing diagram.	[6]
	b)	Draw and explain the detail architecture of CPLD.	[8]
	c)	Explain positive and negative clock skew. Briefly explain to clock skew.  OR	ne sources of [6]
<b>Q</b> 2)	a)	Write VHDL code and test bench for 1011 Mealy sequence	detector. [8]
2 /	b)	What factors are considered to make a choice in between CPLD?	
	c)	Outline power distribution and optimization.	[6]
Q3)	a)	Which lambda rules are used for CMOS layout? Give its sig	nificance.[8]
	b)	Design CMOS logic for $YA = \overline{A(D+E) + BC}$ . Calcula	te W/L ratio
		for $N_{MOS}$ and $P_{MOS}$ area needed on chip.	[10]
		OR OR	
Q4)	a)	Explain the static and dynamic power dissipation.	[6]
	b)	What is technology scaling? What are its effects?	[6]
	c)	Draw and Explain the RC Delay Model for nMOS and pMO Give example.	OS transistor. [6]

- [8] Explain various types CMOS inverting amplifier with diagram. **Q5)** a) Explain small signal low frequency and small signal high frequency model b) of MOS transistor with diagram. [8]
- Draw and explain CMOS operational amplifier. **Q6**) a) [8]
  - Draw and explain current mirror circuits. [8] b)
- Describe types of faults? Explain with schematic. [8] **Q7**) a)
  - Explain JTAG boundary scan. Which are the various pins involved. [8] b) OR
- Draw and explain the architecture of TAP Controller. **Q8)** a) [8]
  - What is scan path? Give advantages and disadvantages of scan path. [8] b)