Total No. of Questions	:	8]
-------------------------------	---	----

SEAT No.:			7
[Total	No. of Pages	:	2

PA-744

[5928]-211 M.E. (E & TC) (VLSLand Embedded Systems) ASIC DESIGN

Time: 3 Hours] [Max. Marks Instructions to the candidates: 1) Attempt any 5 questions out of 8.	: 50
Instructions to the condidates:	: 50
1) Attempt any 5 questions out of 8.	
2) Neat diagrams must be drawn whenever necessary.	
3) Figures to the right indicate full marks.	
4) Assume suitable data, if necessary.	
Q1) a) With neat flow chart explain in detail ASIC Design Flow.	[5]
b) With neat labeled diagram describe different types of ASIC.	[5]
S) Several near laceted diagram described interversiples of riste.	[o]
Q2) a) Explain VHDL code and test-bench code for D-flip-flop.	[5]
b) Write short note on logic synthesis and simulation.	[5]
03)) D'CC 4: 4 CL 1 () 101 4: ACIC 1 :	F 41
Q3) a) Differentiate floorplanning and placement in ASIC design.	[4]
b) How to reuse any ASIC design? Give one example.	[4]
c) List different CAD tools used in ASIC Design.	[2]
	5
	~ - 43
Q4) a) With neat labeled diagram explain clock distribution technique in ASIO].[4]
b) Differentiate global routing and detailed routing.	[4]
c) Give example of Left-edge algorithm and comment on it.	[2]
	. 1
Q5) a) How false path detection is carried out in application specific integral.	
circuits.	[4]
b) Write short note on static timing analysis.	[4]
c) How to estimate logic delays in sequential logic design.	[2]

<i>Q6</i>)	a)	Write short note on mixed mode design in ASIC.		
	b)	Describe in brief signal integrity issues in ASIC Design.	[4]	
	c)	What are the time related constraints? Explain with one example.	[2]	
Q 7)	a)	Draw and explain linear feedback shift register in detail.	[4]	
	b)	Write short note on Joint Test Action Group.	[4]	
	c)	Explain basic automatic test pattern generator (ATPG) algorithm A'B+BC	for [2]	
Q8)	a)	Explain in detail physical faults occured in ASIC.	[4]	
	b)	Explain in detail physical faults occured in ASIC. Write short note on memory testing. Differentiate Scan test Vs Partial test.	[4]	
	c)	Differentiate Scan test Vs Partial test.	[2]	
		Rest of the state		
[592	28]-2	2		