Total No	o. of Questions : 8]	SEAT No. :	
PB22	87	[Total	No. of Pages : 2
	[6263] 125		
	B.E. (Electronics and Telecomm	nunication)	
	VLSI DESIGNAND TECHN	OLOGY	
	(2019 Pattern) (Semester - VII	(404182)	
Time : 2	½ Hours]	[A	Max. Marks : 70
	ions to the candidates:		
1)	Solve Q1 or Q2, Q3 or Q4, Q5 or Q6, Q7 or Q8.		
2)	Assume suitable data, if necessary.	3	
		; 0'	
Q1) a)	Draw and explain the architecture of CPCD	and compare b	etween CPCD
	and FPGA.		[10]
b)	Write feature of FPGA in detail and write it	s applications.	[8]
	OR		
Q2) a)	Draw and explain CLB in detail.		[8]
b)			[10]
U)	Draw and explain I LD design flow.		[10]
02)			[O]
Q3) a)	Design cmos logic for $y = ab + a\overline{b}$.		[8]
b)		l design 2:1 mu	
	transmission gate.		[9]
	OR OR		
Q4) a)	Write short note on Hot electron effect.	20,1	[6]
b)	Write short note on Power dissipation.	Rothor	[6]
c)	Write short note on Body effect. (3	[5]
,			
Q 5) a)	Explain in detail lambda design rules in CM	OS VLSI.	[9]
b)	Draw stick diagram for invester, NAND an	NOR gate.	[9]
	0,1	, , , , , , , , , , , , , , , , , , ,	

)R

Q6)	a)	Write short note on Electrical Rule Check.	[6]
	b)	Write short note on Antenna Effect.	[6]
	c)	Write short note on Cross talk and drain punch.	[6]
Q 7)	a)	What is the need of BIST? Explain typical BIST in detail.	[9]
	b)	Write short note on	[8]
		i) TAG	
		C B	
		ii) Boundry scan	
		OR OR	
Q8)	a)	Explain the need for design for testability? Explain stuck at 0 and s	tuck at
		1 fault with example.	[9]
	b)	Draw the TAP controller state diagram and explain.	[8]
			3
			نين
			× × × × × × × × × × × × × × × × × × ×
			Y
F/A/	· 01 - 4	25 2 Ray Parks X	
[626	3]-1	25	