Total No	o. of Questions : 8] SEAT No. :	
P9102		es : 2
1/101	[6179] 227	
	S.E. (Electronics / & TC/Computer)	
DIGITAL CIRCUITS		
	(2019 Pattern) (Semester-III) (204182)	
Time: 21/2	1/2 Hours] [Max. Mark	s : 70
Instruction	ions to the candidates:	
1)	Solve Q.No.1 or Q.No.2, Q.No.3 or Q.No.4, Q.No.5 or Q.No.6, Q.No.7 or Q.No.	Vo.8.
2)	Neat diagrams must be drawn wherever necessary.	
3)	Figures to the right indicate full marks.	
<i>4</i>)	Use of Calculator is allowed.	
5)	Assume suitable data, if necessary.	
Q1) a)	Explain binary subtraction using I's compliment and two's compliment and two's compliment and two subtraction using I's compliment and two subtractions are subtraction using I's compliment and I wo subtraction using I wo sub	
	method with example.	[6]
b)	Design and explain 3-bit parity generator circuit.	[6]
c)	Implement 1:8 demux using 1:4 demux	[6]
	OR O	
Q2) a)	Design and explain 2-bit comparator circuit using logic gates.	[6]
b)	Implement 16:1 Mux using 4:1 Mux.	[6]
c)	Explain Look ahead carry generator circuit.	.[6]
	ži vietnie i na produce i na pr	
()2) a)	Explain working of SD Elin flon with neat Block diagram and truth to	hla
Q 3) a)	Explain working of SR Flip flop with neat Block diagram and truth to	[6]
		լսյ
b)	Convert JK flip flop into D flip flop.	[6]
c)	Design and implement 2-bit synchronous counter using I flip flop.	[5]
	OR OR	
O(1)	Explain working of IV Flin flon with not Plack diagram and truth to	abla

Explain working of JK Flip flop with near Block Convert SR flip flop into T flip flop.

Write short note on Shift registers. **[6]**


[6] b)

c) **[5]**

P.T.O.

Design the sequential circuit for the given state diagram using T flip flop. **Q5**) a)

[9]



- Design and implement circuit using D flip flop to detect the following b) binary sequence 110. [8]
- Draw ASM chart for 2 bit binary counter having enable line E such that: **Q6**) a) E=1, Count Enable and E=0, Count Disable. [9]
 - Write short note on state reduction with suitable example. [8] b)
- Explain the block diagram of memory unit **Q7**) a) [9]
 - Explain FPGA architecture. b) [9]
- Design and implement Full Subtractor using PAL? [9] **Q8**) a)
 - Explain CPLD architecture. [9] b) September 1997 of the state of