P4603

SEAT No.:	
-----------	--

[Total No. of Pages : 2

[4860]-1259

M.E. (E&TC) VLSI & Embedded System FAULT TOLERANT SYSTEMS (2013 Credit Pattern) Time: 3 Hours] [Max. Marks: 50 Instructions to the candidates: Answer any five questions. 2) Neat diagrams must be drawn wherever necessary. 3) Figures to the right side indicate full marks. Use of logarithmic tables non programmable electronic pocket calculator allowed. 4) Assume suitable data, if necessary. 5) Construct a binary decision diagram for $f = \overline{a}bc + a\overline{b}c + abc$ considering **Q1)** a) "a" as root node. [5] Compare & contrast parallel, deductive & concurrent simulation b) techniques. [5] **Q2)** a) Write a short note on fault sampling. [5] Discuss the general aspects of compression techniques. b) [5] Explain transition - count compression technique in detail. *Q3*) a) [5] Draw & explain state diagram of TAP controller. b) [5] Describe the various trade-offs which need to be considered for DFT.[5] **Q4)** a) Illustrate in detail flow of event-driven simulation with the help of b) flowchart. [5] Why simulation is preferred over prototype for verification of new design? **Q5)** a) [2] Determine different levels of modeling. b) [3] Write a short note on self-checking berger code checkers. [5] c)

Q6)	a)	What is statistical fault analysis?	[5]
	b)	Write a short note on PLA testing.	[5]
Q7)	a)	Justify how k/n & Berger codes can be used to detect multiple bit errors [5]	
	b)	Explain in detail with timing diagram different delay models with rest to 2 input AND gate.	spect [5]
Q8)	a)	Briefly explain exhaustive & pseudorandom form of testing.	[5]
	b) Explain following terms:		[5]
		i) Stuck RTL variables	
		ii) Fault variables	