

## CO224 Lab5 - Building a Simple Processor

### Part 5 - Extended ISA

#### Additional Instructions supported

- bne
- ror
- srl
- sll
- sra

#### Branch Not Equal Instruction (bne)

##### INSTRUCTION ENCODING:

OPCODE	IMM	RT	RS
Bits 31-24	Bits 23-16	Bits 15-8	Bits 7-0

OPCODE - to identify the ror instruction from other instructions

IMM - branch target offset

RT - first register where the value to be read is found

RS - second register where the value to be read is found

OPCODE of the ror instruction : 0000\_1000

Example :

**bne 0x02 1 2** (if values in reg 1 and reg 2 are not equal branch 2 instructions forward by manipulating the PC )

bne	0x02	1	2
00001000	00000010	00000001	00000010

Instruction : **000010000000000100000000100000010**

ALUOP signal given : **100**


## PROCEDURE :

Here we have assigned another 3rd mux and inputs given to that are

IN 1 -> output from 2nd mux

IN 2-> PC +4

Selection will be done according to the value given by (BRANCH & ZEROBAR)



### Rotate Right Instruction (ror)

#### INSTRUCTION ENCODING :

OPCODE	RD	RT	IMM
Bits 31-24	Bits 23-16	Bits 15-8	Bits 7-0

OPCODE - to identify the ror instruction from other instructions

RD - destination register where the result is stored after rotating right

RT - source where the value to be rotated is found

IMM - rotated amount (Immediate value)

OPCODE of the ror instruction : 0000\_1001

Example :

**ror 4 1 0x02** (apply rotate right 2 times on value in register 1, and place the result in register 4)

ror	4	1	0x02
00001001	00000100	00000001	00000010

Instruction : **000010010000010000000000100000010**

ALUOP signal given : **101**

#### PROCEDURE :

Here, 8 8x1 multiplexers are used. Each multiplexer is corresponding to one bit of the output signal.


We have restricted the shifting value to 7, so there's only 8 instances where shifting can happen.

When there is a shift corresponding bit is selected from the each multiplexer resulting the output.

Input - A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

s1	s2	s3	Shift	Output							
				Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
0	0	0	0	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	1	1	A <sub>0</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
0	1	0	2	A <sub>1</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>
0	1	1	3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>
1	0	0	4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>
1	0	1	5	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>
1	1	0	6	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>6</sub>
1	1	1	7	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>7</sub>

Output - Y<sub>7</sub> Y<sub>6</sub> Y<sub>5</sub> Y<sub>4</sub> Y<sub>3</sub> Y<sub>2</sub> Y<sub>1</sub> Y<sub>0</sub>



## Verilog module for mux:

```
1 module MUX8x1(OUT,IN0,IN1,IN2,IN3,IN4,IN5,IN6,IN7,SEL);
2     input IN0,IN1,IN2,IN3,IN4,IN5,IN6,IN7;
3     input [2:0] SEL;
4     output reg OUT;
5
6     always@(*) begin
7         case(SEL)
8             3'b000 : OUT = IN0;
9             3'b001 : OUT = IN1;
10            3'b010 : OUT = IN2;
11            3'b011 : OUT = IN3;
12            3'b100 : OUT = IN4;
13            3'b101 : OUT = IN5;
14            3'b110 : OUT = IN6;
15            3'b111 : OUT = IN7;
16        endcase
17    end
18 endmodule
19
20
```

## Verilog module for ror instruction:

```
1 module ROR(OUTPUT,IN,SHIFT); //module to rotate right by given SHIFT value
2     input[7:0] IN,SHIFT;
3     output[7:0] OUTPUT;
4     reg [2:0] SEL;
5     wire[7:0] OUT;
6
7     always@(SHIFT) begin
8         case(SHIFT)
9             //here depending on the shifting value it assigns values to select signals
10            0'b000:
11                SEL = 3'b000;
12            0'b001 :
13                SEL = 3'b001;
14            0'b010 :
15                SEL = 3'b010;
16            0'b011 :
17                SEL = 3'b011;
18            0'b100 :
19                SEL = 3'b100;
20            0'b101 :
21                SEL = 3'b101;
22            0'd110 :
23                SEL = 3'b110;
24            0'd111 :
25                SEL = 3'b111;
26        endcase
27    end
28
29    //here mux 8 represents least significant bit of the value after right rotated and
30    //mux 1 represents most significant bit of the value after right rotated
31    //bits "shifted off" one end(right) are put at the other(left) end
32
33    MUX8x1 mux1(OUT[7],IN[7],IN[0],IN[1],IN[2],IN[3],IN[4],IN[5],IN[6],SEL);
34    MUX8x1 mux2(OUT[6],IN[6],IN[7],IN[0],IN[1],IN[2],IN[3],IN[4],IN[5],SEL);
35    MUX8x1 mux3(OUT[5],IN[5],IN[6],IN[7],IN[0],IN[1],IN[2],IN[3],IN[4],SEL);
36    MUX8x1 mux4(OUT[4],IN[4],IN[5],IN[6],IN[7],IN[0],IN[1],IN[2],IN[3],SEL);
37    MUX8x1 mux5(OUT[3],IN[3],IN[4],IN[5],IN[6],IN[7],IN[0],IN[1],IN[2],SEL);
38    MUX8x1 mux6(OUT[2],IN[2],IN[3],IN[4],IN[5],IN[6],IN[7],IN[0],IN[1],SEL);
39    MUX8x1 mux7(OUT[1],IN[1],IN[2],IN[3],IN[4],IN[5],IN[6],IN[7],IN[0],SEL);
40    MUX8x1 mux8(OUT[0],IN[0],IN[1],IN[2],IN[3],IN[4],IN[5],IN[6],IN[7],SEL);
41
42    assign #2 OUTPUT = OUT;
43 endmodule
```

Since we have used the same ALUOP signal for 3 instructions ( sll , slr, sra ) , in order to differentiate them we have generated a 2-bit signal (SHIFT) from the control unit and they are as follows.

Instruction	Control signal
sll	01
srl	10
sra	11
other	00

In the ALU, another input is given in addition to previous inputs which is the SHIFT signal coming from the control unit.

According to the ALUOP and the SHIFT signal, results are assigned to the output.

### **Logical Shift Left Instruction (sll)**

#### **INSTRUCTION ENCODING :**

OPCODE	RD	RT	IMM
Bits 31-24	Bits 23-16	Bits 15-8	Bits 7-0

OPCODE - to identify the sll instruction from other instructions

RD - destination register where the result is stored after logical shifting left

RT - source where the value to be left shifted is found

IMM - shifted amount (Immediate value)

OPCODE of the sll instruction : 0000\_1010

Example :

**sll 4 1 0x02** (apply logical shift left 2 times on value in register 1, and place the result in register 4)

sll	4	1	0x02
00001010	00000100	00000001	00000010

Instruction : **00001010000001000000000100000010**

ALUOP signal given : **110**

### PROCEDURE :



Here, 8 8x1 multiplexers are used. Each multiplexer is corresponding to one bit of the output signal.

We have restricted the shifting value to 7, so there's only 8 instances where shifting can happen. When there is a shift the corresponding bit is selected from each multiplexer resulting in the output.

Input -  $A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$

s1	s2	s3	Shift	Output							
				$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
0	0	1	1	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	0
0	1	0	2	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	0	0
0	1	1	3	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	0	0	0
1	0	0	4	$A_3$	$A_2$	$A_1$	$A_0$	0	0	0	0
1	0	1	5	$A_2$	$A_1$	$A_0$	0	0	0	0	0
1	1	0	6	$A_1$	$A_0$	0	0	0	0	0	0
1	1	1	7	$A_0$	0	0	0	0	0	0	0

## Output - $Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0$





## Verilog module for sll instruction:

```
1 module SLL(OUTPUT,IN,SHIFT); //module to logical shift left by given SHIFT value
2   input[7:0] IN,SHIFT; //shifting value will be maximum 7 for 8-bit value
3   output[7:0] OUTPUT;
4   reg [2:0]SEL;
5   wire [7:0] OUT;
6
7   always@ (SHIFT) begin
8     case (SHIFT)
9       //here depending on the shifting value it assigns values to select signals
10      8'b000:
11        SEL = 3'b000;
12      8'b001:
13        SEL = 3'b001;
14      8'b010:
15        SEL = 3'b010;
16      8'b011:
17        SEL = 3'b011;
18      8'b100:
19        SEL = 3'b100;
20      8'b101:
21        SEL = 3'b101;
22      8'd110:
23        SEL = 3'b110;
24      8'd111:
25        SEL = 3'b111;
26      endcase
27    end
28    //here mux 8 represents least significant bit of the value after left shifted and
29    //mux 1 represents most significant bit of the value after left shifted
30    //after shifting to the left it's padding out with 0's(least significant bits)
31
32
33    MUX8x1 mux1(OUT[7],IN[7],IN[6],IN[5],IN[4],IN[3],IN[2],IN[1],IN[0],SEL);
34    MUX8x1 mux2(OUT[6],IN[6],IN[5],IN[4],IN[3],IN[2],IN[1],IN[0],1'b0,SEL);
35    MUX8x1 mux3(OUT[5],IN[5],IN[4],IN[3],IN[2],IN[1],IN[0],1'b0,1'b0,SEL);
36    MUX8x1 mux4(OUT[4],IN[4],IN[3],IN[2],IN[1],IN[0],1'b0,1'b0,1'b0,SEL);
37    MUX8x1 mux5(OUT[3],IN[3],IN[2],IN[1],IN[0],1'b0,1'b0,1'b0,1'b0,SEL);
38    MUX8x1 mux6(OUT[2],IN[2],IN[1],IN[0],1'b0,1'b0,1'b0,1'b0,1'b0,SEL);
39    MUX8x1 mux7(OUT[1],IN[1],IN[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SEL);
40    MUX8x1 mux8(OUT[0],IN[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SEL);
41
42    assign #2 OUTPUT = OUT;
43  endmodule
```

## Logical Shift Right Instruction (srl)

### INSTRUCTION ENCODING :

OPCODE	RD	RT	IMM
Bits 31-24	Bits 23-16	Bits 15-8	Bits 7-0

OPCODE - to identify the srl instruction from other instructions

RD - destination register where the result is stored after logical shifting right

RT - source where the value to be right shifted is found

IMM - shifted amount (Immediate value)

OPCODE of the srl instruction : 0000\_1011

**srl 4 1 0x02** (apply logical shift right 2 times on value in register 1, and place the result in register 4)



Instruction : **00001011000001000000000100000010**  
ALUOP signal given : **110**

Here, 8 8x1 multiplexers are used. Each multiplexer is corresponding to one bit of the output signal.

We have restricted the shifting value to 7, so there's only 8 instances where shifting can happen. When there is a shift the corresponding bit is selected from each multiplexer resulting in the output.

[illegible]

Output -  $Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0$



## Verilog module for srl instruction:

```
1  module SRL(OUTPUT,IN,SHIFT); //module to logical shift right by given SHIFT value
2      input[7:0] IN,SHIFT;
3      output[7:0] OUTPUT;
4      reg [2:0] SEL;
5      wire [7:0] OUT;
6
7      always@(SHIFT) begin
8          case(SHIFT)
9              //here depending on the shifting value it assigns values to select signals
10             8'b000:
11                 SEL = 3'b000;
12             8'b001:
13                 SEL = 3'b001;
14             8'b010:
15                 SEL = 3'b010;
16             8'b011:
17                 SEL = 3'b011;
18             8'b100:
19                 SEL = 3'b100;
20             8'b101:
21                 SEL = 3'b101;
22             8'd110:
23                 SEL = 3'b110;
24             8'd111:
25                 SEL = 3'b111;
26             endcase
27         end
28
29         //here mux 8 represents least significant bit of the value after right shifted and
30         //mux 1 represents most significant bit of the value after right shifted
31         //after shifting to the right it's padding out with 0's (most significant bits)
32
33         MUX8x1 mux1(OUT[7],IN[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SEL);
34         MUX8x1 mux2(OUT[6],IN[6],IN[7],1'b0,1'b0,1'b0,1'b0,1'b0,SEL);
35         MUX8x1 mux3(OUT[5],IN[5],IN[6],IN[7],1'b0,1'b0,1'b0,1'b0,SEL);
36         MUX8x1 mux4(OUT[4],IN[4],IN[5],IN[6],IN[7],1'b0,1'b0,1'b0,SEL);
37         MUX8x1 mux5(OUT[3],IN[3],IN[4],IN[5],IN[6],IN[7],1'b0,1'b0,SEL);
38         MUX8x1 mux6(OUT[2],IN[2],IN[3],IN[4],IN[5],IN[6],IN[7],1'b0,SEL);
39         MUX8x1 mux7(OUT[1],IN[1],IN[2],IN[3],IN[4],IN[5],IN[6],IN[7],1'b0,SEL);
40         MUX8x1 mux8(OUT[0],IN[0],IN[1],IN[2],IN[3],IN[4],IN[5],IN[6],IN[7],SEL);
41
42         assign #2 OUTPUT = OUT;
43     endmodule
```

### Arithmetical Shift right Instruction (sra)

#### INSTRUCTION ENCODING :

OPCODE	RD	RT	IMM
Bits 31-24	Bits 23-16	Bits 15-8	Bits 7-0

OPCODE - to identify the sra instruction from other instructions

RD - destination register where the result is stored after arithmetical shifting right

RT - source where the value to be right shifted is found

IMM - shifted amount (Immediate value)

OPCODE of the srl instruction : 0000\_1100

Example :

**sra 4 1 0x02** (apply logical shift right 2 times on value in register 1, and place the result in register 4)

sra	4	1	0x02
00001100	00000100	00000001	00000010

Instruction : **000011000000001000000000100000010**

ALUOP signal given : **110**

#### PROCEDURE :

Here, 8 8x1 multiplexers are used. Each multiplexer is corresponding to one bit of the output signal.



We have restricted the shifting value to 7, so there's only 8 instances where shifting can happen.

When there is a shift the corresponding bit is selected from each multiplexer resulting in the output.

**Input -  $A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$**

[illegible]

## Output - $Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0$



## Verilog module for sra instruction:

```
1  module SRA(OUTPUT,IN,SHIFT); //module to arithmetical shift right by given SHIFT value
2      input[7:0] IN,SHIFT;
3      output[7:0] OUTPUT;
4      reg [2:0] SEL;
5      wire [7:0] OUT;
6
7      always@(SHIFT) begin
8          case(SHIFT)
9              //here depending on the shifting value it assigns values to select signals
10                 8'b000:
11                     SEL = 3'b000;
12                 8'b001:
13                     SEL = 3'b001;
14                 8'b010:
15                     SEL = 3'b010;
16                 8'b011:
17                     SEL = 3'b011;
18                 8'b100:
19                     SEL = 3'b100;
20                 8'b101:
21                     SEL = 3'b101;
22                 8'd110:
23                     SEL = 3'b110;
24                 8'd111:
25                     SEL = 3'b111;
26             endcase
27         end
28
29         //here mux 8 represents least significant bit of the value after right shifted and
30         //mux 1 represents most significant bit of the value after right shifted
31         //after shifting to the right it's padding out with the value of its most significant bit
32
33         MUX8x1 mux1(OUT[7],IN[7],IN[7],IN[7],IN[7],IN[7],IN[7],IN[7],IN[7],SEL);
34         MUX8x1 mux2(OUT[6],IN[6],IN[6],IN[6],IN[6],IN[6],IN[6],IN[6],IN[7],SEL);
35         MUX8x1 mux3(OUT[5],IN[5],IN[5],IN[5],IN[5],IN[5],IN[5],IN[5],IN[7],SEL);
36         MUX8x1 mux4(OUT[4],IN[4],IN[4],IN[4],IN[4],IN[4],IN[4],IN[4],IN[7],SEL);
37         MUX8x1 mux5(OUT[3],IN[3],IN[3],IN[3],IN[3],IN[3],IN[3],IN[3],IN[7],SEL);
38         MUX8x1 mux6(OUT[2],IN[2],IN[2],IN[2],IN[2],IN[2],IN[2],IN[2],IN[7],SEL);
39         MUX8x1 mux7(OUT[1],IN[1],IN[1],IN[1],IN[1],IN[1],IN[1],IN[1],IN[7],SEL);
40         MUX8x1 mux8(OUT[0],IN[0],IN[0],IN[0],IN[0],IN[0],IN[0],IN[0],IN[7],SEL);
41
42         assign #2 OUTPUT = OUT;
43     endmodule
```

The data paths for sll,slr,ror and sra instructions are same as of the add instruction



## Timing details for the datapath:

bne :

PC Update	Instruction Memory Read		Register Read	2's Comp	ALU
#1	#2		#2	#1	#2
	PC+4 Adder		Branch/Jump Target Adder		
	#1		#2		
			Decode		
			#1		

sll,sllr,ror,sra :

PC Update	Instruction Memory Read		Register Read	ALU	
#1	#2		#2	#2	
	PC+4 Adder		Decode		
	#1		#1		
Register Write					
#1					


## The set of instructions :

			Register	Value
1				
2	loadi 1 0x02	1	-->	2
3	loadi 3 0x05	3	-->	5
4	loadi 2 0x02	2	-->	2
5	bne 0x01 1 3			
6	add 4 1 2			
7	add 4 3 2	4	-->	7
8	sll 4 2 0x01	4	-->	4
9	srl 6 1 0x01	6	-->	1
10	ror 7 3 0x01	7	-->	130
11	sra 5 4 0x02	5	-->	1
12				

## Output of the register file :


Change of Register Content starting from Time #5								
time	reg0	reg1	reg2	reg3	reg4	reg5	reg6	reg7
5	0	0	0	0	0	0	0	0
13	0	2	0	0	0	0	0	0
21	0	2	0	5	0	0	0	0
29	0	2	2	5	0	0	0	0
45	0	2	2	5	7	0	0	0
53	0	2	2	5	4	0	0	0
61	0	2	2	5	4	0	1	0
69	0	2	2	5	4	0	1	130
77	0	2	2	5	4	1	1	130

## Timing diagram




## Timing details for each instruction


bne :




**sll :**




**srr:**



Ror :



Sra :



data1,data2 are the same as the previous the delay of 2 time units in the ALU cannot be seen