

題目: Substitute dual-port memory by single-port memory





實驗程式碼

```
module LAB5 (CLOCK 50, SW, LEDR, HEX3, HEX2, HEX1, HEX0);
   input CLOCK 50;
   input [9:0] SW;
  output [0:0] LEDR;
  output [6:0] HEX3, HEX2, HEX1, HEX0;
  wire [7:0] out_data;
  reg [7:0] in data = 0;
  reg [25:0] cnt = 0;
   reg [4:0] addr, addr cnt;
   reg en;
   assign LEDR = SW[9];
   two digit seg data display(out data, HEX1, HEX0);
   two digit seg address display(addr, HEX3, HEX2);
   memorytest RAM (
   .address(addr),
   .clock(CLOCK 50),
   .data(in data),
   .wren(en),
   .q(out data));
```





```
always @(posedge CLOCK 50) begin
     if(cnt <= 10000) begin
        addr = SW[4:0];
        in data = SW[7:0];
        cnt = cnt + 1;
        if(SW[9]) begin
            en = 1;
        else begin
            en = 0;
        end
     else if(cnt <= 50000000) begin
        en = 0;
        addr = addr cnt;
        cnt = cnt + 1;
     else begin
        en = 0;
        if (addr cnt >= 31) begin
            addr cnt = 0;
        end
        else begin
            addr cnt = addr cnt + 1;
        cnt = 0;
endmodule
```





```
module seg decoder (bch, seg);
  input [3:0] bch;
  output reg [6:0] seg;
  always @(bch) begin
      case (bch)
         0 : seg = 7'b1000000;
         1 : seg = 7'b11111001;
          : seq = 7'b0100100;
           : seq = 7'b0110000;
           : seg = 7'b0011001;
           : seg = 7'b0010010;
           : seg = 7'b0000010;
           : seg = 7'b11111000;
           : seg = 7'b00000000;
           : seg = 7'b00100000;
         10 : seg = 7'b0001000;
         11 : seg = 7'b0000011;
         12 : seg = 7'b1000110;
         13 : seg = 7'b0100001;
         14 : seg = 7'b00000110;
         15 : seg = 7'b0001110;
         default : seg = 7'b11111111;
      endcase
  end
endmodule
```

```
//display two digit in seg
module two_digit_seg (num, seg1, seg0);
  input [7:0] num;
  output [6:0] seg1, seg0;

  seg_decoder de1(num[7:4], seg1);
  seg_decoder de0(num[3:0], seg0);
endmodule
```


2. 實驗結果








Instance 0: 32x8








Instance 0: 32x8












3. RTL 佈局














4. 問題與討論

➡ 建議不要在一個 clock edge 才寫入,因為 glitch,有可能會發生錯誤。改進方式是使用計數



器計算 clock 數量,並依數量大小區分兩種模式: 寫入和讀出,如此一來,看起來會是維持一秒的讀出,且寫入有很多 clock,穩定性提高。

