



題目:Time-of-day clock







```
module LAB2 (SW, CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);
  input [9:0] SW;
  input CLOCK 50;
  output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
  wire [5:0] sec;
  wire [7:0] hour, min;
  timer Timer (CLOCK_50, SW[8], SW[9], SW[7:0], hour, min, sec);
  two digit seg sec display(sec, HEX1, HEX0);
  two_digit_seg min display(min, HEX3, HEX2);
  two digit seg hour display(hour, HEX5, HEX4);
module timer (clk, set, select, setting time, hour, min, sec);
  input clk, set, select;
  input [7:0] setting time;
  output [7:0] hour, min;
  output [5:0] sec;
  reg [7:0] hour, min;
  reg [5:0] sec;
  reg [25:0] sec count;
  integer flag = 0; //for the purpose of posedge of set
```

```
always @(posedge clk) begin
   if(sec count >= 50000000) begin
      sec count = 0;
      sec = sec + 1;
      if (sec >= 60) begin
         sec = 0;
         min = min + 1;
         if (min >= 60) begin
            min = 0;
            hour = hour + 1;
            if(hour >= 24) begin
               hour = 0;
               min = 0;
               sec = 0;
            end
         end
      end
  end
  else begin
      sec count = sec count + 1;
```



```
if(set == 1) begin
         if(flag == 0) begin
            flag = 1;
            if(select == 1) begin
               if(setting time > 23)
                  hour = 23;
               else begin
                  hour = setting_time;
            end
            else begin
               if(setting time > 59)
                  min = \overline{59};
               else begin
                  min = setting time;
               end
            end
     end
     else begin
         flag = 0;
     end
  end
endmodule
```





```
module seg_decoder (bcd, seg);
   input [7:0] bcd;
  output [6:0] seg;
   reg [6:0] seg;
  always @(bcd) begin
      case (bcd)
         0 : seg = 7'b10000000;
         1 : seg = 7'b1111001;
         2 : seg = 7'b0100100;
         3 : seg = 7'b0110000;
         4 : seg = 7'b0011001;
           : seg = 7'b0010010;
         6 : seg = 7'b0000010;
         7 : seg = 7'b11111000;
         8 : seg = 7'b00000000;
         9 : seg = 7'b0010000;
         default : seg = 7'b1111111;
      endcase
   end
endmodule
module two digit seg (bcd, seg1, seg0);
  input [7:0] bcd;
  output [6:0] seg1, seg0;
   seg decoder del(bcd/10, segl);
   seg decoder de0(bcd%10, seg0);
endmodule
```

2. 實驗結果











3. RTL 佈局






















國立陽明交通大學 National Yang Ming Chiao Tung University











two_digit_seg:sec_display







4. 問題與討論

┵ 不能在不同的 always block 對相同變數賦值。





- ◆ always block 的敏感列表如果有兩個 edge 訊號,其中一個必須寫在 if 判斷式裡面,而且必須 針對 pos 或是 neg 去做匹配(neg 要加~, pos 不用加)。如果是三個依此類推,並用 if else_if else。沒寫在條件判斷式的訊號就是 clock,剩餘的都是非同步訊號。
- 當有兩個非同步訊號輸入都有效時,就會有優先級的問題,擺在 if 的那個最優先。
- → 通常非同步訊號都用作 set 或 reset 用途, reset 的功能為讓電路訊號通電後進入一個穩定狀態, 以免進入隨機狀態而無法正常工作。
- → integer 為 32 位元的有號數,用來當作 for loop 計數, for loop 可以複製電路以精簡程式碼, 例如 32 位元加法器可以用一行加法器程式碼配合迴圈 32 次完成,效果是等價。除此之外,不要使用 integer,要用 wire 或 reg。

