

題目: Multiplexers, Number and Displays

繳交日期:2023/07/09







♦ lab1 1→2-to1 multiplexer

```
module LAB1_1 (SW, LEDR);
   input [9:0] SW;
   output [3:0] LEDR;

multiplexer_2to1 mux(SW[3:0], SW[7:4], SW[9], LEDR[3:0]);
endmodule

module multiplexer_2to1 (x, y, s, led);
   input [3:0] x, y;
   input s;
   output [3:0] led;

assign led[3:0] = {{~{4{s}}}}&x[3:0]}|{{4{s}}}&y[3:0]};
endmodule
```

lack lab1 2 $\rightarrow$ 7-segment displays







```
module LAB1 2 (SW, HEX0);
   input [3:0] SW;
   output [6:0] HEXO;
   seg decoder de(SW[3:0], HEX0);
endmodule
module seg decoder (bcd, seg);
  input [3:0] bcd;
   output [6:0] seg;
   reg [6:0] seg;
   always @(bcd) begin
      case (bcd)
         0 : seg = 7'b1000000;
         1 : seg = 7'b11111001;
         2 : seg = 7'b0100100;
           : seg = 7'b0110000;
           : seg = 7'b0011001;
           : seg = 7'b0010010;
           : seg = 7'b0000010;
         7 : seg = 7'b11111000;
         8 : seg = 7'b00000000;
         9 : seg = 7'b0010000;
         default : seg = 7'b1111111;
      endcase
   end
endmodule
```

#### ♦ lab1 3→Binary coded decimal

```
module LAB1_3 (SW, HEX0, HEX1);
  input [3:0] SW;
  output [6:0] HEX0, HEX1;

  two_digit_seg A(SW[3:0], HEX1, HEX0);
endmodule

//display two digit in seg
module two_digit_seg (bcd, seg1, seg0);
  input [3:0] bcd;
  output [6:0] seg1, seg0;

  seg_decoder de1(bcd/10, seg1);
  seg_decoder de0(bcd%10, seg0);
endmodule
```







```
module seg decoder (bcd, seg);
   input [3:0] bcd;
   output [6:0] seg;
   reg [6:0] seg;
   always @(bcd) begin
      case (bcd)
         0 : seg = 7'b10000000;
         1 : seg = 7'b11111001;
         2 : seg = 7'b0100100;
           : seg = 7'b01100000;
           : seg = 7'b0011001;
           : seg = 7'b0010010;
           : seg = 7'b0000010;
           : seg = 7'b1111000;
         8 : seg = 7'b00000000;
         9 : seg = 7'b00100000;
         default : seg = 7'b11111111;
      endcase
   end
endmodule
```

**♦** lab1\_4→Full adder

```
module LAB1_4 (SW, LEDR);
   input [9:0] SW;
   output [4:0] LEDR;

full_adder FA(SW[3:0], SW[7:4], SW[9], LEDR[4], LEDR[3:0]);
endmodule

//4bit full adder
module full_adder (a, b, c_in, c_out, sum);
   input c_in;
   input [3:0] a, b;
   output c_out;
   output [3:0] sum;

assign {c_out, sum} = a + b + c_in;
endmodule
```

♦ lab1 5→Add two 1-digit BCD numbers





```
module LAB1 (SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, LEDR);
  input [8:0] SW;
  output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
  output [9:0] LEDR;
  reg [9:0] LEDR;
  wire [3:0] sum;
  wire [4:0] result;
  wire c out;
  two digit seg A(SW[7:4], HEX3, HEX2);
  two digit seg B(SW[3:0], HEX1, HEX0);
  full adder FA(SW[7:4], SW[3:0], SW[8], c out, sum);
  assign result = {c out, sum};
  two digit seg result de(result, HEX5, HEX4);
  always @(*) begin
     if(SW[7:4] > 9 || SW[3:0] > 9) begin
         LEDR[9] = 1'b1;
     else begin
         LEDR[9] = 1'b0;
     end
endmodule
```





```
module seg decoder (bcd, seg);
  input [3:0] bcd;
  output [6:0] seg;
   reg [6:0] seg;
   always @(bcd) begin
      case (bcd)
         0 : seg = 7'b10000000;
         1 : seg = 7'b11111001;
         2 : seg = 7'b0100100;
          : seg = 7'b0110000;
         4 : seg = 7'b0011001;
           : seg = 7'b0010010;
         6 : seg = 7'b0000010;
         7 : seg = 7'b1111000;
         8 : seg = 7'b00000000;
         9 : seg = 7'b0010000;
         default : seg = 7'b1111111;
      endcase
   end
endmodule
```

```
//display two digit in seg
module two_digit_seg (bcd, seg1, seg0);
  input [4:0] bcd;
  output [6:0] seg1, seg0;

  seg_decoder de1(bcd/10, seg1);
  seg_decoder de0(bcd%10, seg0);
endmodule
```


```
//4bit full adder
module full_adder (a, b, c_in, c_out, sum);
  input c_in;
  input [3:0] a, b;
  output c_out;
  output [3:0] sum;

assign {c_out, sum} = a + b + c_in;
endmodule
```


#### 2. 實驗結果














































- 3. RTL 佈局
  - **♦** lab1\_1






































































### 4. 問題與討論

- → reg 和 wire 類似 C/C++的變數,但是有位寬,預設是一位元。input, output 和 inout 預設是wire,要改成 reg 需要另外宣告。
- lacktriangle begin end 相當於 C/C++的{},可執行多行指令,內部只能放  $\operatorname{reg}$ 。
- ↓ 賦值(連接線路)時, wire 要使用 assign, 而 reg 不用。
- → 一般來說,只有在時序電路(always block 的敏感列表中是 clock 形式), reg 是 register,可以 重複賦值,不然還是和 wire 一樣是 net(一條導線),不能重複賦值。
- ➡ always block:@後面放列表訊號,這些訊號改變才會觸發 block,沒有@代表會一直執行 block
  - \*代表 block 內所有輸入訊號 敏感列表只要沒有 clock 就是組合邏輯電路
- → assign 訊號只要右端訊號改變就會執行該語句的計算, always block 只要敏感變量訊號改變 就會執行該 block







♣ 不能在 always block 裡面初始化 module

♣ {}內可以串接不同變數,串接順序由右至左為 LSB 到 MSB,在 full adder 有使用此技巧