



題目: A Simple Processor







```
module LAB6 (KEY, LEDR, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
   input [2:0] KEY;
   output reg [7:0] LEDR;
   output [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
   wire [4:0] addr;
   wire [7:0] instruction, R1, R0;
   rom1 ROM(
      .address(addr),
      .clock(~KEY[1]),
      .q(instruction));
   always @(posedge ~KEY[2]) begin
      LEDR = instruction;
   end
   Program Counter PC(~KEY[1], KEY[0], addr);
   Processor Proc(instruction, KEY[0], ~KEY[2], R1, R0);
   two digit seg R0 display(R0, HEX3, HEX2);
   two digit seg R1 display(R1, HEX1, HEX0);
   two digit seg instruction display(instruction, HEX5, HEX4);
endmodule
```

```
module Program Counter (clk, Resetn, address);
   input clk, Resetn;
   output reg [4:0] address;
   always @(posedge clk or negedge Resetn) begin
      if(~Resetn) begin
         address = 0;
      end
      else begin
         if(address >= 32) begin
            address = 0;
         end
         else begin
            address = address + 1;
         end
      end
   end
endmodule
```



```
module Processor (DIN, Resetn, clk, R1, R0);
   input [7:0] DIN;
   input Resetn, clk;
   output [7:0] R1, R0;
   reg [7:0] register[0:7];
   reg flag = 0;
   reg [2:0] index;
   integer i;
   parameter mv = 2'b00, mvi = 2'b01, add = 2'b10, sub = 2'b11;
   assign R0 = register[0];
   assign R1 = register[1];
   always @(posedge clk or negedge Resetn) begin
      if(~Resetn) begin
         for (i = 0; i < 8; i = i + 1)
            register[i] <= 0;</pre>
      end
      else begin
         if(flag) begin
            register[index] = DIN;
            flag = 0;
         end
         else begin
            case (DIN[7:6])
               mv:
               begin
                  register[DIN[5:3]] = register[DIN[2:0]];
                  flag = 0;
```

3



```
mvi:
    begin
        index = DIN[5:3];
        flag = 1;
    end
    add:
    begin
        register[DIN[5:3]] = register[DIN[5:3]] + register[DIN[2:0]];
        flag = 0;
    end
    sub:
    begin
        register[DIN[5:3]] = register[DIN[5:3]] - register[DIN[2:0]];
        flag = 0;
    end
    endcase
    end
end
end
end
end
end
end
end
```

```
module seg decoder (bch, seg);
   input [3:0] bch;
   output reg [6:0] seg;
   always @(bch) begin
      case (bch)
         0 : seg = 7'b10000000;
         1 : seg = 7'b1111001;
         2 : seg = 7'b0100100;
           : seq = 7'b0110000;
           : seg = 7'b0011001;
           : seg = 7'b0010010;
           : seg = 7'b0000010;
           : seg = 7'b11111000;
           : seg = 7'b00000000;
           : seg = 7'b00100000;
         10 : seg = 7'b0001000;
         11 : seg = 7'b00000011;
         12 : seg = 7'b1000110;
         13 : seg = 7'b0100001;
         14 : seg = 7'b0000110;
         15 : seg = 7'b0001110;
         default : seg = 7'b1111111;
      endcase
endmodule
```




```
//display two digit in seg
module two_digit_seg (num, seg1, seg0);
  input [7:0] num;
  output [6:0] seg1, seg0;

  seg_decoder de1(num[7:4], seg1);
  seg_decoder de0(num[3:0], seg0);
endmodule
```

#### 2. 實驗結果
































## 3. RTL 佈局











# Program\_Counter:PC








### Processor
























### 4. 問題與討論

→ 由於 LEDR 是配合 PClock,所以我將 LEDR 宣告為 reg,在 PClock posedge 才觸發,而不是直接連接 DIN。





→ Processor 內部有八個暫存器儲存指令計算的結果,其中把 0 號和 1 號暫存器拉出去作為輸出,flag 為判斷是否為 mvi 指令。