


Shift Register (shift right)




Serial Data = 10101010

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	1	0	0
0	1	0	1
1	0	1	0
0	1	0	1

↑
↑
↑
↑
↑
↑
↑


A group of 4/2 sensitive to pulse - transition (edge triggered clock) is called a register.



Registers

A group of F/Fs used to hold a connected to hold multi-bit data is called a register.

4-bit Register



A group of F/Fs sensitive to pulse-duration (level-triggered clock) is called a latch.

A group of F/Fs sensitive to pulse-transition (edge-triggered clock) is called a register.

Parallel Load i/p using S/R F/F.


Register with separate Load i/p using S/R F/F.

A


using

LE (Load Enable)

S/R F/F.




4 bit Register with LE using D E/F.




SHIFT LEFT,

SER OUT




BIDIRECTIONAL SHIFT REG.




u


Bidirectional Shift Register



Shift Register with Parallel Load



Bidirectional shift register with parallel load



S_1	S_0	Operation
0	0	No change
0	1	Shift Right
1	0	Shift Left
1	1	Load Enable

