

RL78/G14

RENESAS MCU

R01DS0053EJ0330 Rev. 3.30

Aug 12, 2016

True Low Power Platform (as low as 66 μ A/MHz, and 0.60 μ A for RTC + LVD), 1.6 V to 5.5 V operation, 16 to 512 Kbyte Flash, 44 DMIPS at 32 MHz, for General Purpose Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Consumption Technology

- V_{DD} = single power supply voltage of 1.6 to 5.5 V which can operate a 1.8 V device at a low voltage
- HALT mode
- STOP mode
- SNOOZE mode

RL78 CPU Core

- · CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.03125 μs: @ 32 MHz operation with high-speed on-chip oscillator) to ultra-low speed (30.5 μs: @ 32.768 kHz operation with subsystem clock)
- Multiply/divide/multiply & accumulate instructions are supported.
- Address space: 1 MB
- General-purpose registers: (8-bit register × 8) × 4 banks
- On-chip RAM: 2.5 to 48 KB

Code Flash Memory

- · Code flash memory: 16 to 512 KB
- Block size: 1 KB
- Prohibition of block erase and rewriting (security function)
- · On-chip debug function
- Self-programming (with boot swap function/flash shield window function)

Data Flash Memory

- Data flash memory: 4 KB and 8 KB
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (TYP.)
- Voltage of rewrites: V_{DD} = 1.8 to 5.5 V

High-speed On-chip Oscillator

- Select from 64 MHz, 48 MHz, 32 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz
- High accuracy: $\pm 1.0\%$ (V_{DD} = 1.8 to 5.5 V, T_A = -20 to +85°C

Operating Ambient Temperature

- T_A = -40 to +85°C (A: Consumer applications, D: Industrial applications)
- T_A = -40 to +105°C (G: Industrial applications)

Power Management and Reset Function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detector (LVD) (Select interrupt and reset from 14 levels)

Data Transfer Controller (DTC)

- Transfer modes: Normal transfer mode, repeat transfer mode, block transfer mode
- Activation sources: Activated by interrupt sources.
- · Chain transfer function

Event Link Controller (ELC)

• Event signals of 19 to 26 types can be linked to the specified peripheral function.

Serial Interfaces

- · CSI: 3 to 8 channels
- UART/UART (LIN-bus supported): 3 or 4 channels
- I2C/simplified I2C: 3 to 8 channels

Timer

- 16-bit timer: 8 to 12 channels (Timer Array Unit (TAU): 4 to 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)
- · 12-bit interval timer: 1 channel
- Real-time clock: 1 channel (calendar for 99 years, alarm function, and clock correction function)
- Watchdog timer: 1 channel (operable with the dedicated low-speed on-chip oscillator)

A/D Converter

- 8/10-bit resolution A/D converter (VDD = 1.6 to 5.5 V)
- · Analog input: 8 to 20 channels
- Internal reference voltage (1.45 V) and temperature sensor

D/A Converter

- 8-bit resolution D/A converter (VDD = 1.6 to 5.5 V)
- Analog output: None or up to two channels
- Output voltage: 0 V to VDD
- Real-time output function

Comparator

- None or up to two channels
- Operating modes: Comparator high-speed mode, comparator low-speed mode, window mode
- The external reference voltage or internal reference voltage can be selected as the reference voltage.

I/O Port

- I/O port: 26 to 92 (N-ch open drain I/O [withstand voltage of 6 V]: 2 to 4, N-ch open drain I/O [VDD withstand voltage/EVDD withstand voltage]: 10 to 28)
- Can be set to N-ch open drain, TTL input buffer, and onchip pull-up resistor
- Different potential interface: Can connect to a 1.8/2.5/3
 V device
- On-chip key interrupt function
- · On-chip clock output/buzzer output controller

Others

· On-chip BCD (binary-coded decimal) correction circuit

Remark The functions mounted depend on the product.

See 1.6 Outline of Functions.

O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G14				
Tiasii NOW	Data ilasii	KAW	30 pins	32 pins	36 pins	40 pins	
192 KB	8 KB	20 KB	_	_	_	R5F104EH	
128 KB	8 KB	16 KB	R5F104AG	R5F104BG	R5F104CG	R5F104EG	
96 KB	8 KB	12 KB	R5F104AF	R5F104BF	R5F104CF	R5F104EF	
64 KB	4 KB	5.5 KB Note	R5F104AE	R5F104BE	R5F104CE	R5F104EE	
48 KB	4 KB	5.5 KB Note	R5F104AD	R5F104BD	R5F104CD	R5F104ED	
32 KB	4 KB	4 KB	R5F104AC	R5F104BC	R5F104CC	R5F104EC	
16 KB	4 KB	2.5 KB	R5F104AA	R5F104BA	R5F104CA	R5F104EA	

Flash ROM Data flash		a flash RAM	RL78/G14				
TiasiTNOW	Data ilasii	IVAIVI	44 pins	48 pins	52 pins	64 pins	
512 KB	8 KB	48 KB Note	_	R5F104GL	_	R5F104LL	
384 KB	8 KB	32 KB	_	R5F104GK	_	R5F104LK	
256 KB	8 KB	24 KB Note	R5F104FJ	R5F104GJ	R5F104JJ	R5F104LJ	
192 KB	8 KB	20 KB	R5F104FH	R5F104GH	R5F104JH	R5F104LH	
128 KB	8 KB	16 KB	R5F104FG	R5F104GG	R5F104JG	R5F104LG	
96 KB	8 KB	12 KB	R5F104FF	R5F104GF	R5F104JF	R5F104LF	
64 KB	4 KB	5.5 KB Note	R5F104FE	R5F104GE	R5F104JE	R5F104LE	
48 KB	4 KB	5.5 KB Note	R5F104FD	R5F104GD	R5F104JD	R5F104LD	
32 KB	4 KB	4 KB	R5F104FC	R5F104GC	R5F104JC	R5F104LC	
16 KB	4 KB	2.5 KB	R5F104FA	R5F104GA	_	_	

Flash ROM Da	Data flash	RAM	RL78/G14				
T IdSIT KOW	Data ilasii		80 pins	100 pins			
512 KB	8 KB	48 KB Note	R5F104ML	R5F104PL			
384 KB	8 KB	32 KB	R5F104MK	R5F104PK			
256 KB	8 KB	24 KB Note	R5F104MJ	R5F104PJ			
192 KB	8 KB	20 KB	R5F104MH	R5F104PH			
128 KB	8 KB	16 KB	R5F104MG	R5F104PG			
96 KB	8 KB	12 KB	R5F104MF	R5F104PF			

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H

R5F104xE (x = A to C, E to G, J, L): Start address FE900H


R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

1.2 Ordering Information

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14



(1/5)

			(1/3)
Pin count	Package	Fields of Application Note	Ordering Part Number
30 pins	30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	Α	R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0, R5F104AFASP#V0, R5F104AGASP#V0
			R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0, R5F104AFASP#X0, R5F104AGASP#X0
		D	R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0, R5F104AFDSP#V0, R5F104AGDSP#V0
			R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0, R5F104AFDSP#X0, R5F104AGDSP#X0
		G	R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0, R5F104AFGSP#V0, R5F104AGGSP#V0
			R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0, R5F104AFGSP#X0, R5F104AGGSP#X0
32 pins	32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)	А	R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0, R5F104BFANA#U0, R5F104BGANA#U0
			R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0, R5F104BFANA#W0, R5F104BGANA#W0
		D	R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0, R5F104BFDNA#U0, R5F104BGDNA#U0
			R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0, R5F104BFDNA#W0, R5F104BGDNA#W0
		G	R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0, R5F104BFGNA#U0, R5F104BGGNA#U0
			R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0, R5F104BFGNA#W0, R5F104BGGNA#W0
	32-pin plastic LQFP (7 × 7, 0.8 mm pitch)	А	R5F104BAAFP#V0, R5F104BCAFP#V0, R5F104BDAFP#V0, R5F104BEAFP#V0, R5F104BFAFP#V0, R5F104BGAFP#V0
			R5F104BAAFP#X0, R5F104BCAFP#X0, R5F104BDAFP#X0, R5F104BEAFP#X0, R5F104BFAFP#X0, R5F104BGAFP#X0
		D	R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0, R5F104BFDFP#V0, R5F104BGDFP#V0
			R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0, R5F104BFDFP#X0, R5F104BGDFP#X0
		G	R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0, R5F104BFGFP#V0, R5F104BGGFP#V0
			R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0, R5F104BFGFP#X0, R5F104BGGFP#X0
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	А	R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0, R5F104CFALA#U0, R5F104CGALA#U0
			R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0, R5F104CFALA#W0, R5F104CGALA#W0
		G	R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0, R5F104CFGLA#U0, R5F104CGGLA#U0
			R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0, R5F104CFGLA#W0, R5F104CGGLA#W0

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

(2/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	A	R5F104EAANA#U0, R5F104ECANA#U0, R5F104EDANA#U0, R5F104EEANA#U0, R5F104EFANA#U0, R5F104EFANA#U0, R5F104EANA#U0 R5F104EANA#W0, R5F104ECANA#W0, R5F104EDANA#W0, R5F104EEANA#W0, R5F104EFANA#W0, R5F104EGANA#W0, R5F104EHANA#W0
		D	R5F104EADNA#U0, R5F104ECDNA#U0, R5F104EDNA#U0, R5F104EEDNA#U0, R5F104EFDNA#U0, R5F104EFDNA#U0, R5F104EDNA#U0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0
		G	R5F104EAGNA#U0, R5F104ECGNA#U0, R5F104EDGNA#U0, R5F104EEGNA#U0, R5F104EFGNA#U0, R5F104EGGNA#U0, R5F104EHGNA#U0 R5F104EAGNA#W0, R5F104ECGNA#W0, R5F104EDGNA#W0, R5F104EEGNA#W0, R5F104EFGNA#W0
44 pins	44-pin plastic LQFP (10 × 10, 0.8 mm pitch)	A	R5F104FAAFP#V0, R5F104FCAFP#V0, R5F104FDAFP#V0, R5F104FEAFP#V0, R5F104FFAFP#V0, R5F104FGAFP#V0, R5F104FHAFP#V0, R5F104FJAFP#V0 R5F104FAAFP#X0, R5F104FCAFP#X0, R5F104FDAFP#X0, R5F104FEAFP#X0, R5F104FFAFP#X0, R5F104FGAFP#X0, R5F104FHAFP#X0, R5F104FJAFP#X0
		D	R5F104FADFP#V0, R5F104FCDFP#V0, R5F104FDFP#V0, R5F104FEDFP#V0, R5F104FFDFP#V0, R5F104FFDFP#V0, R5F104FDFP#V0, R5F104FDFP#V0, R5F104FDFP#V0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0
		G	R5F104FAGFP#V0, R5F104FCGFP#V0, R5F104FDGFP#V0, R5F104FEGFP#V0, R5F104FFGFP#V0, R5F104FGGFP#V0, R5F104FHGFP#V0, R5F104FJGFP#V0 R5F104FAGFP#X0, R5F104FCGFP#X0, R5F104FDGFP#X0, R5F104FEGFP#X0, R5F104FFGFP#X0, R5F104FGGFP#X0, R5F104FHGFP#X0, R5F104FJGFP#X0

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

(3/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
·	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	А	R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0, R5F104GFAFB#V0, R5F104GAFB#V0, R5F104GAFB#V0
			R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0, R5F104GFAFB#X0, R5F104GAFB#X0, R5F104GAFB#X0
			R5F104GKAFB#30, R5F104GLAFB#30
			R5F104GKAFB#50, R5F104GLAFB#50
		D	R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0, R5F104GFDFB#V0, R5F104GJDFB#V0
			R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0, R5F104GFDFB#X0, R5F104GJDFB#X0
		G	R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0, R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0
			R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0,
			R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0
			R5F104GKGFB#30, R5F104GLGFB#30
			R5F104GKGFB#50, R5F104GLGFB#50
	48-pin plastic HWQFN	Α	R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0,
	$(7 \times 7 \text{ mm}, 0.5 \text{ mm pitch})$		R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0
			R5F104GANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0, R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0
			R5F104GKANA#U0, R5F104GLANA#U0
			R5F104GKANA#W0, R5F104GLANA#W0
		D	R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0,
			R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0 R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0,
			R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0
		G	R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0, R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GHGNA#U0, R5F104GJGNA#U0
			R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0,
			R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GHGNA#W0, R5F104GJGNA#W0
			R5F104GKGNA#U0, R5F104GLGNA#U0
			R5F104GKGNA#W0, R5F104GLGNA#W0
52 pins	52-pin plastic LQFP	Α	R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,
	$(10 \times 10 \text{ mm}, 0.65 \text{ mm pitch})$		R5F104JGAFA#V0, R5F104JHAFA#V0, R5F104JJAFA#V0
			R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEAFA#X0, R5F104JFAFA#X0, R5F104JGAFA#X0, R5F104JHAFA#X0, R5F104JJAFA#X0
		D	R5F104JCDFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JFDFA#V0,
			R5F104JGDFA#V0, R5F104JHDFA#V0, R5F104JJDFA#V0
			R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JFDFA#X0,
			R5F104JGDFA#X0, R5F104JHDFA#X0, R5F104JJDFA#X0
		G	R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0,
			R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0
			R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0,
		1	R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0

Note Caution For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

(4/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
64 pins	64-pin plastic LQFP	A	R5F104LCAFA#V0, R5F104LDAFA#V0, R5F104LEAFA#V0, R5F104LFAFA#V0,
	(12 × 12 mm, 0.65 mm pitch)		R5F104LGAFA#V0, R5F104LHAFA#V0, R5F104LJAFA#V0
			R5F104LCAFA#X0, R5F104LDAFA#X0, R5F104LEAFA#X0, R5F104LFAFA#X0,
			R5F104LGAFA#X0, R5F104LHAFA#X0, R5F104LJAFA#X0
			R5F104LKAFA#30, R5F104LLAFA#30
		D	R5F104LKAFA#50, R5F104LLAFA#50 R5F104LCDFA#V0, R5F104LDDFA#V0, R5F104LEDFA#V0, R5F104LFDFA#V0,
			R5F104LGDFA#V0, R5F104LHDFA#V0, R5F104LJDFA#V0
			R5F104LCDFA#X0, R5F104LDDFA#X0, R5F104LEDFA#X0, R5F104LFDFA#X0,
			R5F104LGDFA#X0, R5F104LHDFA#X0, R5F104LJDFA#X0
		G	R5F104LCGFA#V0, R5F104LDGFA#V0, R5F104LEGFA#V0, R5F104LFGFA#V0, R5F104LGGFA#V0, R5F104LHGFA#V0, R5F104LJGFA#V0
			R5F104LCGFA#X0, R5F104LDGFA#X0, R5F104LEGFA#X0, R5F104LFGFA#X0,
			R5F104LGGFA#X0, R5F104LHGFA#X0, R5F104LJGFA#X0
			R5F104LKGFA#30, R5F104LLGFA#30
	OA min min with LEOED		R5F104LKGFA#50, R5F104LLGFA#50
	64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)	A	R5F104LCAFB#V0, R5F104LDAFB#V0, R5F104LEAFB#V0, R5F104LFAFB#V0, R5F104LGAFB#V0, R5F104LHAFB#V0, R5F104LJAFB#V0
			R5F104LCAFB#X0, R5F104LDAFB#X0, R5F104LEAFB#X0, R5F104LFAFB#X0,
			R5F104LGAFB#X0, R5F104LHAFB#X0, R5F104LJAFB#X0
			R5F104LKAFB#30, R5F104LLAFB#30
			R5F104LKAFB#50, R5F104LLAFB#50
		D	R5F104LCDFB#V0, R5F104LDDFB#V0, R5F104LEDFB#V0, R5F104LFDFB#V0, R5F104LGDFB#V0, R5F104LHDFB#V0, R5F104LJDFB#V0
			R5F104LCDFB#X0, R5F104LDDFB#X0, R5F104LEDFB#X0, R5F104LFDFB#X0,
			R5F104LGDFB#X0, R5F104LHDFB#X0, R5F104LJDFB#X0
		G	R5F104LCGFB#V0, R5F104LDGFB#V0, R5F104LEGFB#V0, R5F104LFGFB#V0, R5F104LGGFB#V0, R5F104LHGFB#V0, R5F104LJGFB#V0
			R5F104LCGFB#X0, R5F104LDGFB#X0, R5F104LEGFB#X0, R5F104LFGFB#X0,
			R5F104LGGFB#X0, R5F104LHGFB#X0, R5F104LJGFB#X0
			R5F104LKGFB#30, R5F104LLGFB#30
	CA nin plactic ELCA	Δ.	R5F104LKGFB#50, R5F104LLGFB#50
	64-pin plastic FLGA (5 × 5 mm, 0.5 mm pitch)	A	R5F104LCALA#U0, R5F104LDALA#U0, R5F104LEALA#U0, R5F104LFALA#U0, R5F104LGALA#U0, R5F104LHALA#U0, R5F104LJALA#U0
			R5F104LCALA#W0, R5F104LDALA#W0, R5F104LEALA#W0, R5F104LFALA#W0,
			R5F104LGALA#W0, R5F104LHALA#W0, R5F104LJALA#W0
			R5F104LKALA#U0, R5F104LLALA#U0
		G	R5F104LKALA#W0, R5F104LLALA#W0
		G	R5F104LCGLA#U0, R5F104LDGLA#U0, R5F104LEGLA#U0, R5F104LFGLA#U0, R5F104LGGLA#U0, R5F104LHGLA#U0, R5F104LJGLA#U0, R5F104LKGLA#U0,
			R5F104LLGLA#U0
			R5F104LCGLA#W0, R5F104LDGLA#W0, R5F104LEGLA#W0, R5F104LFGLA#W0, R5F104LGGLA#W0, R5F104LHGLA#W0, R5F104LJGLA#W0, R5F104LKGLA#W0,
			R5F104LGLA#W0
	64-pin plastic LQFP	A	R5F104LCAFP#V0, R5F104LDAFP#V0, R5F104LEAFP#V0, R5F104LFAFP#V0,
	(14 × 14 mm, 0.8 mm pitch)		R5F104LGAFP#V0, R5F104LHAFP#V0, R5F104LJAFP#V0
			R5F104LCAFP#X0, R5F104LDAFP#X0, R5F104LEAFP#X0, R5F104LFAFP#X0, R5F104LGAFP#X0, R5F104LHAFP#X0, R5F104LJAFP#X0
		D	R5F104LCDFP#V0, R5F104LDDFP#V0, R5F104LEDFP#V0,
			R5F104LGDFP#V0, R5F104LHDFP#V0, R5F104LJDFP#V0
			R5F104LCDFP#X0, R5F104LDDFP#X0, R5F104LEDFP#X0, R5F104LFDFP#X0, R5F104LGDFP#X0, R5F104LHDFP#X0, R5F104LJDFP#X0
		G	R5F104LCGFP#V0, R5F104LDGFP#V0, R5F104LEGFP#V0, R5F104LFGFP#V0,
			R5F104LGGFP#V0, R5F104LHGFP#V0, R5F104LJGFP#V0
	1	1	R5F104LCGFP#X0, R5F104LDGFP#X0, R5F104LEGFP#X0, R5F104LFGFP#X0,

Note

For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

(5/5)


Pin count	Package	Fields of Application Note	Ordering Part Number	
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A	R5F104MFAFB#V0, R5F104MGAFB#V0, R5F104MHAFB#V0, R5F104MJAFB#V0	
	(12 × 12 mm, 0.0 mm piton)		R5F104MFAFB#X0, R5F104MGAFB#X0, R5F104MHAFB#X0, R5F104MJAFB#X0	
			R5F104MKAFB#30, R5F104MLAFB#30	
			R5F104MKAFB#50, R5F104MLAFB#50	
		D	R5F104MFDFB#V0, R5F104MGDFB#V0, R5F104MHDFB#V0, R5F104MJDFB#V0	
			R5F104MFDFB#X0, R5F104MGDFB#X0, R5F104MHDFB#X0, R5F104MJDFB#X0	
		G	R5F104MFGFB#V0, R5F104MGGFB#V0, R5F104MHGFB#V0, R5F104MJGFB#V0	
			R5F104MFGFB#X0, R5F104MGGFB#X0, R5F104MHGFB#X0, R5F104MJGFB#X0	
			R5F104MKGFB#30, R5F104MLGFB#30	
			R5F104MKGFB#X0, R5F104MLGFB#50	
	80-pin plastic LQFP	A		
	(14 × 14 mm, 0.65 mm pitch)		R5F104MFAFA#V0, R5F104MGAFA#V0, R5F104MHAFA#V0, R5F104MJAFA#V0	
			R5F104MFAFA#X0, R5F104MGAFA#X0, R5F104MHAFA#X0, R5F104MJAFA#X0	
			R5F104MKAFA#30, R5F104MLAFA#30	
		<u> </u>	R5F104MKAFA#50, R5F104MLAFA#50	
		D	R5F104MFDFA#V0, R5F104MGDFA#V0, R5F104MHDFA#V0, R5F104MJDFA#V0	
			R5F104MFDFA#X0, R5F104MGDFA#X0, R5F104MHDFA#X0, R5F104MJDFA#X0	
		G	R5F104MFGFA#V0, R5F104MGGFA#V0, R5F104MHGFA#V0, R5F104MJGFA#V0	
			R5F104MFGFA#X0, R5F104MGGFA#X0, R5F104MHGFA#X0, R5F104MJGFA#X0	
			R5F104MKGFA#30, R5F104MLGFA#30	
			R5F104MKGFA#50, R5F104MLGFA#50	
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	A	R5F104PFAFB#V0, R5F104PGAFB#V0, R5F104PHAFB#V0, R5F104PJAFB#V0	
	(14 × 14 mm, 0.3 mm pitch)		R5F104PFAFB#X0, R5F104PGAFB#X0, R5F104PHAFB#X0, R5F104PJAFB#X0	
			R5F104PKAFB#30, R5F104PLAFB#30	
			R5F104PKAFB#50, R5F104PLAFB#50	
		D	R5F104PFDFB#V0, R5F104PGDFB#V0, R5F104PHDFB#V0, R5F104PJDFB#V0	
			R5F104PFDFB#X0, R5F104PGDFB#X0, R5F104PHDFB#X0, R5F104PJDFB#X0	
		G	R5F104PFGFB#V0, R5F104PGGFB#V0, R5F104PHGFB#V0, R5F104PJGFB#V0	
			R5F104PFGFB#X0, R5F104PGGFB#X0, R5F104PHGFB#X0, R5F104PJGFB#X0	
			R5F104PKGFB#30, R5F104PLGFB#30	
			R5F104PKGFB#50, R5F104PLGFB#50	
	100-pin plastic LQFP	A	R5F104PFAFA#V0, R5F104PGAFA#V0, R5F104PHAFA#V0, R5F104PJAFA#V0	
	(14 × 20 mm, 0.65 mm pitch)			
			R5F104PFAFA#X0, R5F104PGAFA#X0, R5F104PHAFA#X0, R5F104PJAFA#X0	
			R5F104PKAFA#30, R5F104PLAFA#30	
		D	R5F104PKAFA#50, R5F104PLAFA#50	
			R5F104PFDFA#V0, R5F104PGDFA#V0, R5F104PHDFA#V0, R5F104PJDFA#V0	
		G	R5F104PFDFA#X0, R5F104PGDFA#X0, R5F104PHDFA#X0, R5F104PJDFA#X0	
		G	R5F104PFGFA#V0, R5F104PGGFA#V0, R5F104PHGFA#V0, R5F104PJGFA#V0	
			R5F104PFGFA#X0, R5F104PGGFA#X0, R5F104PHGFA#X0, R5F104PJGFA#X0	
Í			R5F104PKGFA#30, R5F104PLGFA#30	
			R5F104PKGFA#50, R5F104PLGFA#50	

Note Caution For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

1.3 Pin Configuration (Top View)

1.3.1 **30-pin products**

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.3.2 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).
- Remark 3. It is recommended to connect an exposed die pad to Vss.

• 32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch)



Mounted on the 96 KB or more code flash memory products. Note


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.3.3 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	Α	В	С	D	E	F	
6	P60/SCLA0	VDD	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	6
5	P62/SSI00	P61/SDAA0	Vss	REGC	RESET	P120/ANI19/ VCOUT0 Note	5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/TRDIOD0/ (SCLA0)	P31/TI03/TO03/ INTP4/PCLBUZ0/ (TRJIO0)	P00/TI00/TxD1/ TRGCLKA/ (TRJO0)	P01/TO00/ RxD1/TRGCLKB/ TRJIO0	4
3	P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/TRGIOA/ (TRJO0)	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ TRDIOB0/ (SDAA0)	P22/ANI2/ ANO0 Note	P20/ANI0/ AVREFP	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK00/SCL00/ TRJO0	P16/TI01/TO01/ INTP5/TRDIOC0/ IVREF0 Note/ (RXD0)	P12/SO11/ TRDIOB1/ IVREF1 Note	P11/SI11/ SDA11/ TRDIOC1	P24/ANI4	P23/ANI3/ ANO1 Note	2
1	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note/ (TXD0)	P13/TxD2/ SO20/TRDIOA1/ IVCMP1 Note	P10/SCK11/ SCL11/ TRDIOD1	P147/ANI18/ VCOUT1 Note	P25/ANI5	1
	Α	В	С	D	E	F	

Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.3.4 40-pin products

• 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

Remark 3. It is recommended to connect an exposed die pad to Vss.

1.3.5 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.3.6 48-pin products


• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch) P01/T000/RxD1/TRGCLKB/TRJI00 P00/T100/TxD1/TRGCLKA/(TRJO0) P140/PCLBUZ0/INTP6 P22/ANI2/ANO0 Note 1 P23/ANI3/ANO1 Note P21/ANI1/AVREFM P24/ANI4 P130 36 35 34 33 32 31 30 29 28 27 26 25 120/ANI19/VCOUT0 Note 1 24 P147/ANI18/VCOUT1 Note 1 P41/(TRJIO0) 23 38 P146 P40/TOOL0 O 22 39 P10/SCK11/SCL11/TRDIOD1 RESET 40 21 P11/SI11/SDA11/TRDIOC1/(RxD0_1) Note 2 P124/XT2/EXCLKS 20 41 P12/SO11/TRDIOB1/IVREF1 Note 1 /(TxD0_1) Note 2 P123/XT1 42 RL78/G14 19 P13/TxD2/SO20/TRDIOA1/IVCMP1 Note 1 (Top View) P137/INTP0 18 43 P122/X2/EXCLK O 17 44 P15/PCLBUZ1/SCK20/SCL20/TRDIOB0/(SDAA0) P121/X1 16 \circ 45 P16/TI01/TO01/INTP5/TRDIOC0/IVREF0 Note 1/(RXD0) REGC 0 46 15 P17/TI02/TO02/TRDIOA0/TRDCLK/IVCMP0 Note 1/(TXD0) **-**○ Vss 47 14 P51/INTP2/SO00/TxD0/TOOLTxD/TRGIOB V_{DD} \bigcirc 48 13 P50/INTP1/SI00/RxD0/TOOLRxD/SDA00/TRGIOA/(TRJO0 8 9 10 11 12 P60/SCLA0 P61/SDAA0 P62/SS100 P74/KR4/INTP8/SI01/SDA01 P30/INTP3/RTC1HZ/SCK00/SCL00/TRJO0 P31/TI03/T003/INTP4/(PCLBUZ0)/(TRJI00) P72/KR2/S021 P75/KR5/INTP9/SCK01/SCL01 P73/KR3/S001 P71/KR1/SI21/SDA21 P70/KR0/SCK21/SCL21

- **Note 1.** Mounted on the 96 KB or more code flash memory products.
- Note 2. Mounted on the 384 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.


Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).



- Note 1. Mounted on the 96 KB or more code flash memory products.
- **Note 2.** Mounted on the 384 KB or more code flash memory products.
- Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).
- Remark 3. It is recommended to connect an exposed die pad to Vss.

1.3.7 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)



Note 1. Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).


1.3.8 64-pin products

- 64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)
- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



- Note 1. Mounted on the 96 KB or more code flash memory products.
- Note 2. Mounted on the 384 KB or more code flash memory products.
- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

• 64-pin plastic FLGA (5 × 5 mm, 0.5 mm pitch)




	Α	В	С	D	E	F	G	Н
8	EV _{DD0}	EVsso	P121/X1	P122/X2/ EXCLK	P137/INTP0	P123/XT1	P124/XT2/ EXCLKS	P120/ANI19/ VCOUT0 Note 1
7	P60/SCLA0	VDD	Vss	REGC	RESET	P01/TO00/ TRGCLKB/ TRJIO0	P00/TI00/ TRGCLKA/ (TRJO0)	P140/ PCLBUZ0/ INTP6
6	P61/SDAA0	P62/SSI00	P63	P40/TOOL0	P41/(TRJIO0)	P43/(INTP9)	P02/ANI17/ SO10/TxD1	P141/ PCLBUZ1/ INTP7
5	P77/KR7/ INTP11/(TXD2)	P31/TI03/ TO03/INTP4/ (PCLBUZ0)/ (TRJIO0)	P53/(INTP2)	P42/(INTP8)	P03/ANI16/ SI10/RxD1/ SDA10	P04/SCK10/ SCL10	P130	P20/ANI0/ AVREFP
4	P75/KR5/ INTP9/ SCK01/ SCL01	P76/KR6/ INTP10/ (RXD2)	P52/(INTP1)	P54/(INTP3)	P16/TI01/ TO01/INTP5/ TRDIOC0/ IVREF0 Note 1/ (SI00)/(RXD0)	P21/ANI1/ AVREFM	P22/ANI2/ ANO0 Note 1	P23/ANI3/ ANO1 Note 1
3	P70/KR0/ SCK21/ SCL21	P73/KR3/ S001	P74/KR4/ INTP8/SI01/ SDA01	P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note 1/ (SO00)/(TXD0)	P15/SCK20/ SCL20/ TRDIOB0/ (SDAA0)	P12/SO11/ TRDIOB1/ IVREF1 Note 1/ (INTP5)/ (TxD0_1) Note 2	P24/ANI4	P26/ANI6
2	P30/INTP3/ RTC1HZ/ SCK00/ SCL00/TRJO0	P72/KR2/ SO21	P71/KR1/ SI21/SDA21	P06/(INTP11)/ (TRJIO0)	P14/RxD2/ SI20/SDA20/ TRDIOD0/ (SCLA0)	P11/SI11/ SDA11/ TRDIOC1/ (RxD0_1) Note 2	P25/ANI5	P27/ANI7
1	P05/(INTP10)	P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/ TRGIOA/ (TRJO0)	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P55/ (PCLBUZ1)/ (SCK00)/ (INTP4)	P13/TxD2/ SO20/ TRDIOA1/ IVCMP1 Note 1	P10/SCK11/ SCL11/ TRDIOD1	P146	P147/ANI18/ VCOUT1 Note 1
	Α	В	С	D	E	F	G	Н

- Note 1. Mounted on the 96 KB or more code flash memory products.
- **Note 2.** Mounted on the 384 KB or more code flash memory products.
- Caution 1. Make EVsso pin the same potential as VSS pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.3.9 80-pin products


- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).


1.3.10 100-pin products

• 100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)



- Caution 1. Make EVsso, EVss1 pins the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

• 100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)



- Caution 1. Make EVsso, EVss1 pins the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.4 Pin Identification


ANI0 to ANI14,: RxD0 to RxD3: Receive data Analog input ANI16 to ANI20 SCK00, SCK01, SCK10,: Serial clock input/output ANO0, ANO1: Analog output SCK11, SCK20, SCK21, AVREFM: A/D converter reference SCK30, SCK31 potential (- side) input SCLA0, SCLA1,: Serial clock input/output AVREFP: A/D converter reference SCL00, SCL01, SCL10, SCL11,: Serial clock output potential (+ side) input SCL20, SCL21, SCL30, EVDD0, EVDD1: SCI 31 Power supply for port EVsso, EVss1: Ground for port SDAA0, SDAA1, SDA00,: Serial data input/output EXCLK: External clock input SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, (main system clock) EXCLKS: External clock input SDA31 (subsystem clock) SI00, SI01, SI10, SI11,: Serial data input INTP0 to INTP11: SI20, SI21, SI30, SI31 External interrupt input IVCMP0, IVCMP1: Comparator input SO00, SO01, SO10,: Serial data output IVREF0, IVREF1: Comparator reference input SO11, SO20, SO21, KR0 to KR7: SO30, SO31 Key return P00 to P06: Port 0 SSI00: Serial interface chip select input P10 to P17: Port 1 TI00 to TI03,: Timer input P20 to P27: Port 2 TI10 to TI13 P30, P31: Port 3 TO00 to TO03,: Timer output P40 to P47: Port 4 TO10 to TO13, TRJ00 P50 to P57: Port 5 TOOL0: Data input/output for tool P60 to P67: Port 6 TOOLRxD, TOOLTxD: Data input/output for external device P70 to P77: Port 7 TRDCLK, TRGCLKA,: Timer external input clock P80 to P87: Port 8 **TRGCLKB** P100 to P102: Port 10 TRDIOA0, TRDIOB0,: Timer input/output P110, P111: Port 11 TRDIOCO, TRDIODO, P120 to P124: Port 12 TRDIOA1, TRDIOB1, P130, P137: Port 13 TRDIOC1, TRDIOD1, P140 to P147: Port 14 TRGIOA, TRGIOB, TRJIO0 P150 to P156: Port 15 TxD0 to TxD3: Transmit data PCLBUZ0, PCLBUZ1: VCOUT0, VCOUT1: Comparator output Programmable clock output/buzzer output ADD. Power supply REGC: Vss: Ground Regulator capacitance RESET: X1, X2: Reset Crystal oscillator (main system clock) Real-time clock correction RTC1HZ: XT1. XT2: Crystal oscillator (subsystem clock)

clock


(1 Hz) output

1.5 Block Diagram


1.5.1 30-pin products




1.5.2 32-pin products




1.5.3 36-pin products



1.5.4 40-pin products




1.5.5 44-pin products




Note Mounted on the 96 KB or more code flash memory products.

1.5.6 **48-pin products**




Note Mounted on the 96 KB or more code flash memory products.

1.5.7 52-pin products




Note Mounted on the 96 KB or more code flash memory products.

1.5.8 64-pin products




Note Mounted on the 96 KB or more code flash memory products.

1.5.9 80-pin products



1.5.10 100-pin products



1.6 Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					` '			
		30-pin	32-pin	36-pin	40-pin			
	Item	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)			
Code flash memory (KB)		16 to 64	16 to 64	16 to 64	16 to 64			
Data flash mem	nory (KB)	4	4	4	4			
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note			
Address space		1 MB		l				
Main system clock	High-speed system clock High-speed on-chip oscillator clock (fiH)	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V),						
Subsystem cloc	k	, v sagara,	de: 1 to 4 MHz (V _{DD} = 1.6	,	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz			
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1.6	to 5.5 V					
General-purpos	e register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum instru	ction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)						
		0.05 μs (High-speed system clock: f _{MX} = 20 MHz operation)						
		— 30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)						
Instruction set		Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.						
I/O port	Total	26	28	32	36			
	CMOS I/O	21	22	26	28			
	CMOS input	3	3	3	5			
	CMOS output	_	_	_	_			
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3			
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)						
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 13 channe PWM outputs: 9 channels						
	RTC output		-		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)			

(Note is listed on the next page.)

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H R5F104xE (x = A to C, E to G, J, L): Start address FE900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.



(2/2)

Item		30-pin	32-pin	36-pin	40-pin			
		R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)			
Clock output/buzzer	output	2	2	2	2			
		 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fMA [40-pin products] 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fMA 256 Hz, 512 Hz, 1.024 	[30-pin, 32-pin, 36-pin products] • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) [40-pin products] • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fSUB = 32.768 kHz operation)					
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels			
Serial interface		 CSI: 1 channel/UART (I CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART (I 	 CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel 					
	I ² C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer contro	ller (DTC)	28 sources	28 sources 29 sources					
Event link controller	(ELC)	Event input: 19 Event trigger output: 7	·					
Vectored interrupt	Internal	24	24	24	24			
sources	External	6	6	6	7			
Key interrupt	•	_	_	_	4			
Reset Power-on-reset circuit Voltage detector		 Internal reset by power Internal reset by voltage Internal reset by illegal Internal reset by RAM p 	 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access Power-on-reset: 1.51 ±0.04 V (Ta = -40 to +85°C) 1.51 ±0.06 V (Ta = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (Ta = -40 to +85°C) 1.50 ±0.06 V (Ta = -40 to +105°C) 					
		1.4 • Power-down-reset: 1.4						
		1.63 V to 4.06 V (14 stag	1.63 V to 4.06 V (14 stages)					
On-chip debug func	tion	Provided						
Power supply voltage		,	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)					
Operating ambient temperature		· ·	$T_A = -40 \text{ to } +85^{\circ}\text{C}$ (A: Consumer applications, D: Industrial applications), $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (G: Industrial applications)					

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		30-pin	32-pin	36-pin	40-pin	
ı	Item	R5F104Ax (x = F, G)	R5F104Bx $(x = F, G)$	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)	
Code flash mem	nory (KB)	96 to 128	96 to 128	96 to 128	96 to 192	
Data flash memory (KB)		8	8	8	8	
RAM (KB)		12 to 16 Note	12 to 16 Note	12 to 16 Note	12 to 20 Note	
Address space		1 MB				
Main system clock	High-speed system clock High-speed on-chip oscillator clock (fiн)	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
Subsystem cloc	k		_		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz	
Low-speed on-c	chip oscillator clock	15 kHz (TYP.): V _{DD} = 1.6 to 5.5 V				
General-purpose	e register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instruc	ction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)				
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)				
		— 30.5 μs (Subsystem clock: fsuB = 32.768 kloperation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 				
I/O port	Total	26	28	32	36	
	CMOS I/O	21	22	26	28	
	CMOS input	3	3	3	5	
	CMOS output	_	_	_	_	
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3	
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
Timer output		Timer outputs: 13 channels PWM outputs: 9 channels				
	RTC output		_		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)	

(Note is listed on the next page.)

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

			<u> </u>	<u> </u>			
		30-pin	32-pin	36-pin	40-pin		
Item		R5F104Ax (x = F, G)	R5F104Bx (x = F, G)	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)		
Clock output/buzzer	output	2	2	2	2		
		2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fma [40-pin products] 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fma	 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz 				
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels		
D/A converter		1 channel	2 channels	1	I .		
Comparator		2 channels					
Serial interface		CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART (I CSI: 1 channel/UART: 1	CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel				
	I ² C bus	1 channel	1 channel	1 channel	1 channel		
Data transfer contro	ller (DTC)	30 sources		·L	31 sources		
Event link controller	(ELC)	Event input: 21 Event trigger output: 8	Event input: 21, Event trigger output: 9		Event input: 22 Event trigger output: 9		
Vectored interrupt	Internal	24	24	24	24		
sources	External	6	6	6	7		
Key interrupt		_	_	_	4		
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access					
Power-on-reset circuit		 Power-on-reset: 1.51 ±0.04 V (Ta = -40 to +85°C) 1.51 ±0.06 V (Ta = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (Ta = -40 to +85°C) 1.50 ±0.06 V (Ta = -40 to +105°C) 					
Voltage detector		1.63 V to 4.06 V (14 stag	es)				
On-chip debug func	tion	Provided					
Power supply voltage		V _{DD} = 1.6 to 5.5 V (T _A = - V _{DD} = 2.4 to 5.5 V (T _A = -	,				
Operating ambient to	emperature	T _A = -40 to +85°C (A: Consumer applications, D: Industrial applications), T _A = -40 to +105°C (G: Industrial applications)					

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					•	
		44-pin	48-pin	52-pin	64-pin	
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx	
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)	
Code flash me	mory (KB)	16 to 64	16 to 64	32 to 64	32 to 64	
Data flash mer	nory (KB)	4	4	4	4	
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	4 to 5.5 Note	4 to 5.5 Note	
Address space		1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
	High-speed on-chip oscillator clock (fiн) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)					
Subsystem clo	ck	XT1 (crystal) oscillatio	n, external subsystem o	clock input (EXCLKS) 3	2.768 kHz	
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1	1.6 to 5.5 V			
General-purpo	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instru	uction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)				
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 				
I/O port	Total	40	44	48	58	
	CMOS I/O	31	34	38	48	
	CMOS input	5	5	5	5	
	CMOS output	_	1	1	1	
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4	
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
Watchdog timer		1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels				
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

(Note is listed on the next page.)

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H R5F104xE (x = A to C, E to G, J, L): Start address FE900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

					(2/2)	
		44-pin	48-pin	52-pin	64-pin	
1	tem	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx	
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)	
Clock output/buzz	zer output	2	2	2	2	
		• 2.44 kHz, 4.88 kHz,	9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz	:	
		(Main system clock:	fmain = 20 MHz operation	on)		
			24 kHz, 2.048 kHz, 4.09		384 kHz, 32.768 kHz	
		(Subsystem clock: fs	:uв = 32.768 kHz operat	tion)	1	
8/10-bit resolution	n A/D converter	10 channels	10 channels	12 channels	12 channels	
Serial interface		[44-pin products]			_	
			T (UART supporting LIN		ified I ² C: 1 channel	
			T: 1 channel/simplified I			
			RT: 1 channel/simplified	I ² C: 2 channels		
		[48-pin, 52-pin product	-	NI buo). 1 obsersal/simm	olified 120, 0 sharped	
			RT (UART supporting LI T: 1 channel/simplified I		illed 140: 2 channels	
			r: 1 channel/simplified i			
		[64-pin products]	хт. т спаппелзипринес	I-O. Z GIAIIIEIS		
			RT (UART supporting LI	N-bus): 1 channel/simr	olified I ² C: 2 channels	
		 CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels 				
	I ² C bus	1 channel	1 channel	1 channel	1 channel	
Data transfer con	troller (DTC)	29 sources	30 sources	<u>L</u>	31 sources	
Event link control	ler (ELC)	Event input: 20				
		Event trigger output: 7				
Vectored inter-	Internal	24	24	24	24	
rupt sources	External	7	10	12	13	
Key interrupt		4	6	8	8	
Reset		Reset by RESET pin		1	•	
		Internal reset by water				
		Internal reset by pow	er-on-reset			
		Internal reset by volta	-			
			al instruction execution	Note		
		Internal reset by RAM parity error				
		Internal reset by illegal-memory access				
Power-on-reset c	ircuit		$1.51 \pm 0.04 \text{ V (TA} = -40$ $1.51 \pm 0.06 \text{ V (TA} = -40$			
			•	•		
		• Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C)				
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug fu	nction	Provided				
Power supply vol		V _{DD} = 1.6 to 5.5 V (T _A	= -40 to +85°C)			
	5	V _{DD} = 2.4 to 5.5 V (T _A	,			
Operating ambier	nt temperature	T _A = -40 to +85°C (A:	Consumer applications	, D: Industrial application	ons),	
, 3:	,		: Industrial applications		,,	
		1		•		

 $\textbf{Note} \qquad \quad \text{The illegal instruction is generated when instruction code FFH is executed.}$

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					(1/2)	
		44-pin	48-pin	52-pin	64-pin	
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx	
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	
Code flash me	mory (KB)	96 to 256	96 to 256	96 to 256	96 to 256	
Data flash mer	mory (KB)	8	8	8	8	
RAM (KB)		12 to 24 Note	12 to 24 Note	12 to 24 Note	12 to 24 Note	
Address space	;	1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
	High-speed on-chip oscillator clock (fін)	HS (high-speed main)	mode: 1 to 32 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (VD mode: 1 to 4 MHz (VD	DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),		
Subsystem clo	ck	XT1 (crystal) oscillatio	n, external subsystem o	clock input (EXCLKS) 3	2.768 kHz	
Low-speed on-	-chip oscillator clock	15 kHz (TYP.): V _{DD} = 1	1.6 to 5.5 V			
General-purpo	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instru	uction execution time	$0.03125 \mu s$ (High-speed on-chip oscillator clock: fiн = 32 MHz operation)				
		$0.05 \mu s$ (High-speed system clock: fmx = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 				
I/O port	Total	40	44	48	58	
	CMOS I/O	31	34	38	48	
	CMOS input	5	5	5	5	
	CMOS output	_	1	1	1	
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4	
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
Watchdog timer		1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 14 char PWM outputs: 9 chann				
		1 • 1 Hz (subsystem clock: fsuB = 32.768 kHz)				

(Note is listed on the next page.)

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

					(21)		
		44-pin	48-pin	52-pin	64-pin		
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx		
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)		
Clock output/buz	zer output	2	2	2	2		
		(Main system clock: • 256 Hz, 512 Hz, 1.02	 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fSUB = 32.768 kHz operation) 				
8/10-bit resolutio	n A/D converter	10 channels	10 channels	12 channels	12 channels		
D/A converter		2 channels					
Comparator		2 channels					
Serial interface		CSI: 1 channel/UAR CSI: 2 channels/UAF [48-pin, 52-pin product CSI: 2 channels/UAF CSI: 1 channel/UAR CSI: 2 channels/UAF [64-pin products] CSI: 2 channels/UAF CSI: 2 channels/UAF CSI: 2 channels/UAF	 CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels [48-pin, 52-pin products] CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels 				
	I ² C bus	1 channel	1 channel	1 channel	1 channel		
Data transfer cor	ntroller (DTC)	31 sources	32 sources		33 sources		
Event link contro	ller (ELC)	Event input: 22 Event trigger output: 9	Event input: 22 Event trigger output: 9				
Vectored inter-	Internal	24	24	24	24		
rupt sources	External	7	10	12	13		
Key interrupt	I	4	6	8	8		
Power-on-reset circuit		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 					
Voltage detector		1.50 ±0.06 V (TA = -40 to +105°C)					
On-chip debug fu	ınction	Provided	1.63 V to 4.06 V (14 stages)				
Power supply vo		V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)					
Operating ambie	nt temperature	T _A = -40 to +85°C (A: Consumer applications, D: Industrial applications), T _A = -40 to +105°C (G: Industrial applications)					

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[48-pin, 64-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		48-pin	64-pin	
ľ	tem	R5F104Gx	R5F104Lx	
		(x = K, L)	(x = K, L)	
Code flash memory	(KB)	384 to 512 384 to 512		
Data flash memory (KB)	8	8	
RAM (KB)		32 to 48 ^{Note}	32 to 48 Note	
Address space		1 MB		
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external m HS (high-speed main) mode: 1 to 20 MHz HS (high-speed main) mode: 1 to 16 MHz LS (low-speed main) mode: 1 to 8 MHz LV (low-voltage main) mode: 1 to 4 MHz	(VDD = 2.7 to 5.5 V), (VDD = 2.4 to 5.5 V), (VDD = 1.8 to 5.5 V),	
	High-speed on-chip oscillator clock (fiн)	HS (high-speed main) mode: 1 to 32 MHz HS (high-speed main) mode: 1 to 16 MHz LS (low-speed main) mode: 1 to 8 MHz LV (low-voltage main) mode: 1 to 4 MHz	(VDD = 2.7 to 5.5 V), (VDD = 2.4 to 5.5 V), (VDD = 1.8 to 5.5 V),	
Subsystem clock		XT1 (crystal) oscillation, external subsyste	m clock input (EXCLKS) 32.768 kHz	
Low-speed on-chip of	scillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V		
General-purpose reg	ister	8 bits × 32 registers (8 bits × 8 registers × 4	banks)	
Minimum instruction	execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)		
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)		
		30.5 μs (Subsystem clock: fsub = 32.768 kHz operation)		
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits > 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 		
I/O port	Total	44	58	
	CMOS I/O	34	48	
	CMOS input	5	5	
	CMOS output	1	1	
	N-ch open-drain I/O (6 V tolerance)	4	4	
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Tir	ner RD: 2 channels, Timer RG: 1 channel)	
	Watchdog timer	1 channel		
	Real-time clock (RTC)	1 channel		
	12-bit interval timer	1 channel		
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels		
	RTC output	1 • 1 Hz (subsystem clock: fsuв = 32.768 kH	z)	

(Note is listed on the next page.)

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

		i e	(2/2)	
		48-pin	64-pin	
Item		R5F104Gx	R5F104Lx	
		(x = K, L)	(x = K, L)	
Clock output/buzzer outp	ut	2	2	
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz	
		(Main system clock: fmain = 20 MHz operation	,	
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz		
		(Subsystem clock: fsub = 32.768 kHz operation	· T	
8/10-bit resolution A/D co	nverter	10 channels	12 channels	
D/A converter		2 channels		
Comparator		2 channels		
Serial interface		[48-pin products]		
		CSI: 2 channels/UART (UART supporting LI	N-bus): 1 channel/simplified I ² C: 2 channels	
		CSI: 1 channel/UART: 1 channel/simplified I	² C: 1 channel	
		CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels	
		[64-pin products]		
		CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels		
		• CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels		
		CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels		
	I ² C bus	1 channel	1 channel	
Data transfer controller (I	OTC)	32 sources	33 sources	
Event link controller (ELC	;)	Event input: 22		
		Event trigger output: 9		
Vectored interrupt	Internal	24	24	
sources	External	10	13	
Key interrupt	· •	6	8	
Reset		Reset by RESET pin		
		Internal reset by watchdog timer		
		Internal reset by power-on-reset		
		Internal reset by voltage detector		
		Internal reset by illegal instruction execution	Note	
		Internal reset by RAM parity error		
		Internal reset by illegal-memory access		
Power-on-reset circuit		• Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)		
		1.51 ± 0.06 V (TA = -40 to +105°C) • Power-down-reset: 1.50 ± 0.04 V (TA = -40 to +85°C)		
		1.50 ± 0.06 V (TA = -40 to +85 C) 1.50 ± 0.06 V (TA = -40 to +105°C)		
Voltage detector		1.63 V to 4.06 V (14 stages)		
On-chip debug function		Provided		
Power supply voltage		V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C)		
i owei suppiy voltage		VDD = 1.6 to 5.5 V (TA = -40 to +85 C) VDD = 2.4 to 5.5 V (TA = -40 to +105°C)		
Operating ambient tempe	arature	TA = -40 to +85°C (A: Consumer applications,	D: Industrial applications)	
Operating ambient tempe	zialui C	$T_A = -40 \text{ to } +65 \text{ C}$ (A. Consumer applications) $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (G: Industrial applications)		
		1440 to 1100 C (G. Illuusiilai appiicatiolis)		

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin		
	Item	R5F104Mx	R5F104Px		
		(x = F to H, J)	(x = F to H, J)		
Code flash mer	mory (KB)	96 to 256	96 to 256		
Data flash mem	nory (KB)	8	8		
RAM (KB)		12 to 24 Note	12 to 24 ^{Note}		
Address space		1 MB			
Main system clock	High-speed system clock	HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V),			
	High-speed on-chip oscillator clock (fін)				
Subsystem cloc	ck	XT1 (crystal) oscillation, external subsystem c	lock input (EXCLKS) 32.768 kHz		
Low-speed on-o	chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V			
General-purpos	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)			
Minimum instru	ction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)			
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)			
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)			
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 			
I/O port	Total	74	92		
	CMOS I/O	64	82		
	CMOS input	5	5		
	CMOS output	1	1		
	N-ch open-drain I/O (6 V tolerance)	4	4		
Timer 16-bit timer Watchdog timer Real-time clock (RTC)		12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)			
		1 channel			
		1 channel			
	12-bit interval timer	1 channel			
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels			
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)			

Note In the case of the 24 KB, this is about 23 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

(2/2)

			(212)		
		80-pin	100-pin		
lt.	tem	R5F104Mx	R5F104Px		
		(x = F to H, J)	(x = F to H, J)		
Clock output/buzz	zer output	2	2		
		(Main system clock: fmain = 20 MHz operation • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09	 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation) 		
8/10-bit resolution	A/D converter	17 channels	20 channels		
D/A converter		2 channels	2 channels		
Comparator		2 channels	2 channels		
Serial interface		[80-pin, 100-pin products] • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels			
	I ² C bus	2 channels	2 channels		
Data transfer con	troller (DTC)	39 sources	39 sources		
Event link controll	er (ELC)	Event input: 26 Event trigger output: 9			
Vectored inter-	Internal	32	32		
rupt sources	External	13	13		
Key interrupt	1	8	8		
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access			
Power-on-reset circuit		 Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C) 			
Voltage detector		1.63 V to 4.06 V (14 stages)			
On-chip debug fu	nction	Provided			
Power supply volt	age	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)			
Operating ambier	nt temperature	TA = -40 to +85°C (A: Consumer applications, D: Industrial applications), TA = -40 to +105°C (G: Industrial applications)			

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = K, L)	(x = K, L)			
Code flash m	emory (KB)	384 to 512	384 to 512			
Data flash me	emory (KB)	8	8			
RAM (KB)		32 to 48 Note	32 to 48 ^{Note}			
Address space	ce	1 MB	I			
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
Subsystem cl	lock	XT1 (crystal) oscillation, external subsystem of	clock input (EXCLKS) 32.768 kHz			
Low-speed or	n-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purp	ose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum inst	ruction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)				
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)				
Instruction se	et.	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 				
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer 16-bit timer		12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
Watchdog timer Real-time clock (RTC)		1 channel				
		1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels				
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

(2/2)

		80-pin	100-pin	
li	tem	R5F104Mx	R5F104Px	
		(x = K, L)	(x = K, L)	
Clock output/buzz	zer output	2	2	
		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2. (Main system clock: fMAIN = 20 MHz operations) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09 (Subsystem clock: fSub = 32.768 kHz operations) 	on) 96 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz	
8/10-bit resolution	A/D converter	17 channels	20 channels	
D/A converter		2 channels	2 channels	
Comparator		2 channels	2 channels	
Serial interface		[80-pin, 100-pin products] • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels		
	I ² C bus	2 channels	2 channels	
Data transfer con	troller (DTC)	39 sources	39 sources	
Event link controll	er (ELC)	Event input: 26 Event trigger output: 9		
Vectored inter-	Internal	32	32	
rupt sources	External	13	13	
Key interrupt		8	8	
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access		
Power-on-reset circuit		 Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C) 		
Voltage detector		1.63 V to 4.06 V (14 stages)		
On-chip debug fu	nction	Provided		
Power supply volt	age	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)		
Operating ambier	nt temperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$ (A: Consumer applications, D: Industrial applications), $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (G: Industrial applications)		

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or onchip debug emulator.

2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications TA = -40 to +85°C

R5F104xxAxx

D: Industrial applications TA = -40 to +85°C

R5F104xxDxx

- G: Industrial applications when TA = -40 to +105°C products is used in the range of TA = -40 to +85°C R5F104xxGxx
- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V _{DD} +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		
	Vı2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	VI3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 Note 2	V
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	Vo ₂	P20 to P27, P150 to P156	-0.3 to V _{DD} +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	.,
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to V _{DD} +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v v

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1 Per I		P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	lol2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	TA	In normal c	operation mode	-40 to +85	°C
perature		In flash me	emory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

2.2 Oscillator Characteristics

2.2.1 X1, XT1 characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	1.0		20.0	MHz
	crystal resonator	2.4 V ≤ V _{DD} < 2.7 V	1.0		16.0	
		1.8 V ≤ V _{DD} < 2.4 V	1.0		8.0	
		1.6 V ≤ V _{DD} < 1.8 V	1.0		4.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

2.2.2 On-chip oscillator characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	C	conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fı⊢		1		32	MHz	
High-speed on-chip oscillator clock frequency		-20 to +85°C	$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	-1.0		+1.0	%
accuracy			1.6 V ≤ V _{DD} < 1.8 V	-5.0		+5.0	%
		-40 to -20°C	1.8 V ≤ VDD < 5.5 V	-1.5		+1.5	%
			1.6 V ≤ V _{DD} < 1.8 V	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	1.6 V ≤ EVDD0 ≤ 5.5 V			-10.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			-55.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-10.0	mA
		(When duty ≤ 70% Note 3)	1.8 V ≤ EV _{DD0} < 2.7 V			-5.0	mA
			1.6 V ≤ EV _{DD0} < 1.8 V			-2.5	mA
		, , , , , , , , , , , , , , , , , , , ,	4.0 V ≤ EVDD0 ≤ 5.5 V			-80.0	mA
		P30, P31, P50 to P57,	2.7 V ≤ EVDD0 < 4.0 V			-19.0	mA
		P64 to P67, P70 to P77, P80 to P87, P100, P101, P110,	1.8 V ≤ EVDD0 < 2.7 V			-10.0	mA
			1.6 V ≤ EVDD0 < 1.8 V			-5.0	mA
		Total of all pins (When duty ≤ 70% Note 3)	1.6 V ≤ EVDD0 ≤ 5.5 V			-135.0 Note 4	mA
	Іон2	Per pin for P20 to P27, P150 to P156	1.6 V ≤ VDD ≤ 5.5 V			-0.1 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	1.6 V ≤ VDD ≤ 5.5 V			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDDO, EVDD1, VDD pins to an output pin.

Note 3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01) <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Note 4. -100 mA for industrial applications (R5F104xxDxx, R5F104xxGxx).

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

Note 2. Do not exceed the total current value.

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	4.0 V ≤ EVDD0 ≤ 5.5 V			70.0	mA
		P102, P120, P130, P140 to P145	2.7 V ≤ EV _{DD0} < 4.0 V			15.0	mA
		(When duty ≤ 70% Note 3)	1.8 V ≤ EVDD0 < 2.7 V			9.0	mA
			1.6 V ≤ EVDD0 < 1.8 V			4.5	mA
		Total of P05, P06, P10 to P17,	4.0 V ≤ EVDD0 ≤ 5.5 V			80.0	mA
		P30, P31, P50 to P57,	2.7 V ≤ EVDD0 < 4.0 V			35.0	mA
		P60 to P67, P70 to P77, P80 to P87, P100, P101, P110,	1.8 V ≤ EVDD0 < 2.7 V			20.0	mA
		P111, P146, P147 (When duty ≤ 70% Note 3)	1.6 V ≤ EVDD0 < 1.8 V			10.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})				150.0	mA
	lOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	1.6 V ≤ VDD ≤ 5.5 V			5.0	mA

- **Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.
- Note 2. Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoL × 0.7)/(n × 0.01)

<Example> Where n = 80% and lol = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	VIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	2.2		EV _{DD0}	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	2.0		EV _{DD0}	V
			TTL input buffer 1.6 V ≤ EVDD0 < 3.3 V	1.5		EV _{DD0}	V
	VIH3	P20 to P27, P150 to P156	0.7 Vdd		VDD	V	
	VIH4	P60 to P63	0.7 EVDD0		6.0	V	
	VIH5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0.8 VDD		VDD	V
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EVDD0 < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3 VDD	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 Vdd	V

Caution The maximum value of ViH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

Items	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Output voltage, high	Vон1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -10.0 mA	EVDD0 - 1.5			٧
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA	EVDD0 - 0.7			V
		P111, P120, P130, P140 to P147	1.8 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -1.5 mA	EVDD0 - 0.5			V
			1.6 V ≤ EV _{DD0} < 1.8 V, IOH1 = -1.0 mA	EVDD0 - 0.5			٧
Output voltage, low	VOH2	P20 to P27, P150 to P156	1.6 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA	VDD - 0.5			V
Output voltage, low	Vol1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 20.0 mA			1.3	٧
		P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 8.5 mA			0.7	٧
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 3.0 mA			0.6	V
			2.7 V ≤ EVDD0 ≤ 5.5 V, loL1 = 1.5 mA			0.4	V
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $\text{IOL1} = 0.6 \text{ mA}$			0.4	٧
			1.6 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 0.3 mA			0.4	٧
	VOL2	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{Vdd} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu\text{A}$			0.4	٧
	Vol3	P60 to P63	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 15.0 mA			2.0	V
			4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 5.0 mA			0.4	V
			2.7 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 3.0 mA			0.4	V
			1.8 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 2.0 mA			0.4	V
			1.6 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 1.0 mA			0.4	V

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(5/5)

Items	Symbol	Conditions				TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVDDO)			1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μΑ
	Ішн3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator con- nection			10	μА
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVsso				-1	μА
	ILIL2	P20 to P27, P137, P150 to P156, RESET	Vı = Vss				-1	μА
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μΑ
				In resonator con- nection			-10	μА
On-chip pull-up resistance	Rυ	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVsso	, In input port	10	20	100	kΩ

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.4		mA	
current Note 1		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.4			
Note				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.1			
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.1			
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.1	8.7	mA	
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.1	8.7		
				fносо = 32 MHz,	Normal	V _{DD} = 5.0 V		4.8	8.1		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		4.8	8.1		
				fhoco = 48 MHz,	Normal	V _{DD} = 5.0 V		4.0	6.9		
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.0	6.9		
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		3.8	6.3		
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		3.8	6.3		
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		2.8	4.6		
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		2.8	4.6		
			LS (low-speed main)	fHOCO = 8 MHz,	Normal	V _{DD} = 3.0 V		1.3	2.0	mA	
			mode Note 5	fih = 8 MHz Note 3	operation	V _{DD} = 2.0 V		1.3	2.0		
			LV (low-voltage main)	fHOCO = 4 MHz,	Normal	V _{DD} = 3.0 V		1.3	1.8	mA	
		HS (high-speed main) mode Note 5	fiH = 4 MHz Note 3	operation	V _{DD} = 2.0 V		1.3	1.8			
			· '	Normal	Square wave input		3.3	5.3	mA		
				operation	Resonator connection		3.4	5.5			
			fmx = 20 MHz Note 2,	Normal	Square wave input		3.3	5.3			
						V _{DD} = 3.0 V	operation	Resonator connection		3.4	5.5
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.0	3.1		
				V _{DD} = 5.0 V	operation	Resonator connection		2.1	3.2	1	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.0	3.1		
				V _{DD} = 3.0 V	operation	Resonator connection		2.1	3.2		
			LS (low-speed main)	fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9	mA	
			mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.2	2.0		
				fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9		
				V _{DD} = 2.0 V	operation	Resonator connection		1.2	2.0		
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	μА	
			operation	TA = -40°C	operation	Resonator connection		4.7	6.1		
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1		
			T _A = +25°C	operation	Resonator connection		4.7	6.1			
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.8	6.7			
			T _A = +50°C	operation	Resonator connection		4.8	6.7			
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.8	7.5			
				T _A = +70°C	operation	Resonator connection		4.8	7.5		
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.4	8.9	1		
				T _A = +85°C	operation	Resonator connection		5.4	8.9		

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V@}1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fhoco = 64 MHz,	V _{DD} = 5.0 V		0.80	3.09	mA
lote 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.80	3.09	
				fhoco = 32 MHz,	V _{DD} = 5.0 V		0.49	2.40	Unit mA μA μA
				fiH = 32 MHz Note 4	V _{DD} = 3.0 V		0.49	2.40	
				fHOCO = 48 MHz,	V _{DD} = 5.0 V		0.62	2.40	
				f _{IH} = 24 MHz Note 4	V _{DD} = 3.0 V		0.62	2.40	
				fhoco = 24 MHz,	V _{DD} = 5.0 V		0.4	1.83	
				fiH = 24 MHz Note 4	V _{DD} = 3.0 V		0.4	1.83	
				fhoco = 16 MHz,	V _{DD} = 5.0 V		0.37	1.38	
				fiH = 16 MHz Note 4	V _{DD} = 3.0 V		0.37	1.38	
			LS (low-speed main)	fHOCO = 8 MHz,	V _{DD} = 3.0 V		260	710	
			mode Note 7	fiH = 8 MHz Note 4	V _{DD} = 2.0 V		260	710	
			LV (low-voltage main)	fHOCO = 4 MHz,	V _{DD} = 3.0 V		420	700	μА
			mode Note 7	fiH = 4 MHz Note 4	V _{DD} = 2.0 V		420	700	
			HS (high-speed main)	f _{MX} = 20 MHz Note 3,	Square wave input		0.28	1.55	mA
			mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.40	1.74	
				f _{MX} = 20 MHz Note 3,	Square wave input		0.28	1.55	
				\\ 2 0 \\	Resonator connection		0.40	1.74	-
				f _{MX} = 10 MHz Note 3,	Square wave input		0.19	0.86	
				V _{DD} = 5.0 V	Resonator connection		0.25	0.93	
				f _{MX} = 10 MHz Note 3,	Square wave input		0.19	0.86	
				\\ 2 0 \\	Resonator connection		0.25	0.93	
			LS (low-speed main)	f _{MX} = 8 MHz Note 3,	Square wave input		95	550	μА
			mode Note 7	V _{DD} = 3.0 V	Resonator connection		140	590	
				f _{MX} = 8 MHz Note 3,	Square wave input		95	550	-
				V _{DD} = 2.0 V	Resonator connection		140	590	
			Subsystem clock	fsuB = 32.768 kHz Note 5,	Square wave input		0.25	0.57	uА
			operation	TA = -40°C	Resonator connection		0.44	0.76	1
				fsuB = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				$T_A = +25^{\circ}C$	Resonator connection		0.49	0.76	
				fsuB = 32.768 kHz Note 5,			0.36	1.17	
				T _A = +50°C	Resonator connection		0.59	1.36	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				$T_A = +70^{\circ}C$	Resonator connection		0.72	2.16	
				fsuB = 32.768 kHz Note 5.	Square wave input		0.97	3.37	
				TA = +85°C	Resonator connection	-	1.16	3.56	
	IDD3	STOP mode	T _A = -40°C		1.03011ator confidention	-	0.18	0.51	μА
	Note 6	Note 8	TA = +25°C				0.10	0.51	μΛ
			TA = +50°C				0.24	1.10	
			TA = +50 C TA = +70°C				0.29	1.10	
			TA = +85°C				0.41	3.30	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.6		mA
current Note 1		ing mode	mode Note 5	f _{IH} = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.6		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.3		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.3		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.4	10.2	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.4	10.2	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.0	9.6	
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.0	9.6	
				fHOCO = 48 MHz,	Normal	V _{DD} = 5.0 V		4.2	7.8	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.2	7.8	
				fhoco = 24 MHz,	Normal	V _{DD} = 5.0 V		4.0	7.4	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.0	7.4	
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.0	5.3	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.0	5.3	
			LS (low-speed main)	fHOCO = 8 MHz,	Normal	V _{DD} = 3.0 V		1.4	2.3	mA
			mode Note 5	fih = 8 MHz Note 3	operation	V _{DD} = 2.0 V		1.4	2.3	
			LV (low-voltage main)	fHOCO = 4 MHz,	Normal	V _{DD} = 3.0 V		1.3	1.9	mA
			mode Note 5	fih = 4 MHz Note 3	operation	V _{DD} = 2.0 V		1.3	1.9	
		HS (high-speed main) mode Note 5	f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.4	6.2	mA	
			V _{DD} = 5.0 V	operation	Resonator connection		3.6	6.4		
			f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.4	6.2		
			V _{DD} = 3.0 V	operation	Resonator connection		3.6	6.4		
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	
				V _{DD} = 5.0 V	operation	Resonator connection		2.2	3.7	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	
				V _{DD} = 3.0 V	operation	Resonator connection		2.2	3.7	
			LS (low-speed main)	f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	mA
			mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.2	2.3	
				f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	
				V _{DD} = 2.0 V	operation	Resonator connection		1.2	2.3	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μА
			operation	TA = -40°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	
			T _A = +25°C	operation	Resonator connection		4.9	7.1		
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	1	
			T _A = +50°C	operation	Resonator connection		5.1	8.8	1	
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.5	1	
				T _A = +70°C	operation	Resonator connection		5.5	10.5	1
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5	1
				TA = +85°C	operation	Resonator connection		6.5	14.5	1]

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4~V \leq V \text{DD} \leq 5.5~V \textcircled{@}1~MHz$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is Ta = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur- rent Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode Note 7	fHOCO = 64 MHz,	V _{DD} = 5.0 V		0.79	3.32	mA
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.79	3.32	•
				fHOCO = 32 MHz,	V _{DD} = 5.0 V		0.49	2.63	•
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.49	2.63	•
				fносо = 48 MHz,	V _{DD} = 5.0 V		0.62	2.57	•
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.62	2.57	•
				fHOCO = 24 MHz,	V _{DD} = 5.0 V		0.4	2.00	•
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.4	2.00	1
				fhoco = 16 MHz, fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.38	1.49	-
					V _{DD} = 3.0 V		0.38	1.49	
			LS (low-speed main) mode Note 7	fhoco = 8 MHz, fih = 8 MHz Note 4	V _{DD} = 3.0 V		250	800	μА
					V _{DD} = 2.0 V		250	800	•
			LV (low-voltage main) mode Note 7	fHOCO = 4 MHz, fiH = 4 MHz Note 4	V _{DD} = 3.0 V		420	755	μА
					V _{DD} = 2.0 V		420	755	•
			HS (high-speed main)	fmx = 20 MHz Note 3, VDD = 5.0 V	Square wave input		0.30	1.63	mA
			mode Note 7		Resonator connection		0.40	1.85	
				f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V	Square wave input		0.30	1.63	
					Resonator connection		0.40	1.85	
				f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V	Square wave input		0.20	0.89	•
					Resonator connection		0.25	0.97	
				f _{MX} = 10 MHz Note 3,	Square wave input		0.20	0.89	
				V _{DD} = 3.0 V	Resonator connection		0.25	0.97	•
			LS (low-speed main) mode Note 7	fmx = 8 MHz Note 3, VDD = 3.0 V	Square wave input		110	580	μА
					Resonator connection		140	630	
				f _{MX} = 8 MHz Note 3, V _{DD} = 2.0 V	Square wave input		110	580	
					Resonator connection		140	630	1
			Subsystem clock operation	fsuB = 32.768 kHz Note 5, TA = -40°C	Square wave input		0.28	0.66	μΑ
					Resonator connection		0.47	0.85	1
				fsuB = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.34	0.66	•
					Resonator connection		0.53	0.85	-
				fsuB = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.37	2.35	
					Resonator connection		0.56	2.54	
				fsuB = 32.768 kHz Note 5, TA = +70°C	Square wave input		0.61	4.08	
					Resonator connection		0.80	4.27	
				fsub = 32.768 kHz Note 5, TA = +85°C	Square wave input		1.55	8.09	
					Resonator connection		1.74	8.28	
	IDD3 Note 6	STOP mode Note 8	TA = -40°C				0.19	0.57	μΑ
			T _A = +25°C T _A = +50°C				0.25	0.57	
							0.33	2.26	
			T _A = +70°C				0.52	3.99	
			T _A = +85°C				1.46	8.00	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD1	Operat- ing mode	HS (high-speed main) mode Note 5	fhoco = 64 MHz, fih = 32 MHz Note 3	Basic operation	V _{DD} = 5.0 V		2.9		mA
						V _{DD} = 3.0 V		2.9		1
				fHOCO = 32 MHz, Basic	V _{DD} = 5.0 V		2.5			
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.5		
			HS (high-speed main) mode Note 5	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		6.0	11.2	mA
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		6.0	11.2	
				fHOCO = 32 MHz,	Normal operation	V _{DD} = 5.0 V		5.5	10.6	- - - -
				fiH = 32 MHz Note 3		V _{DD} = 3.0 V		5.5	10.6	
				fHOCO = 48 MHz, Normal operation	Normal	V _{DD} = 5.0 V		4.7	8.6	
					operation	V _{DD} = 3.0 V		4.7	8.6	
				fHOCO = 24 MHz, Normal	Normal	V _{DD} = 5.0 V		4.4	8.2	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.4	8.2	
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.3	5.9	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.3	5.9	
			LS (low-speed main) mode Note 5	fHOCO = 8 MHz,	Normal	V _{DD} = 3.0 V		1.5	2.5	mA
				fih = 8 MHz Note 3	operation	V _{DD} = 2.0 V		1.5	2.5	
			LV (low-voltage main) mode Note 5	fHOCO = 4 MHz,	Normal	V _{DD} = 3.0 V		1.5	2.1	mA
				fih = 4 MHz Note 3	operation	V _{DD} = 2.0 V		1.5	2.1	
			HS (high-speed main) mode Note 5 LS (low-speed main) mode Note 5 Subsystem clock operation	f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.7	6.8	mA
				V _{DD} = 5.0 V	operation	Resonator connection		3.9	7.0	
				f _{MX} = 20 MHz Note 2, Normal	Square wave input		3.7	6.8		
				V _{DD} = 3.0 V	operation	Resonator connection	+ + + + + + + + + + + + + + + + + + + +			
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.3	4.1	1
				V _{DD} = 5.0 V	operation	Resonator connection		4.2	1	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.3	4.1	1
				V _{DD} = 3.0 V	operation	Resonator connection		2.3	4.2	
				V 2.0.V	Normal	Square wave input		1.4	2.4	mA
					Resonator connection		1.4	2.5	1	
				f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.4	2.4	
				V _{DD} = 2.0 V	operation	Resonator connection		1.4	2.5	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.2		μА
				TA = -40°C	operation	Resonator connection		5.2		
				fsub = 32.768 kHz Note 4 Normal Square wave input	Square wave input		5.3	7.7	1	
				T _A = +25°C	operation	Resonator connection		5.3	7.7	
				fsuB = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input		5.5	10.6	
						Resonator connection		5.5	10.6	
				fsuB = 32.768 kHz Note 4	Normal operation	Square wave input		5.9	13.2	1
				T _A = +70°C		Resonator connection		6.0	13.2	1
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.8	17.5	1
				TA = +85°C	operation	Resonator connection		6.9	17.5	1

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is Ta = 25°C

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur- rent Note 1	IDD2 Note 2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V _{DD} = 5.0 V		0.93	3.32	mA
			mode Note 7	fiH = 32 MHz Note 4	V _{DD} = 3.0 V		0.93	3.32	
				fHOCO = 32 MHz,	V _{DD} = 5.0 V		0.5	2.63	
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.5	2.63	
				fhoco = 48 MHz,	V _{DD} = 5.0 V		0.72	2.60	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.72	2.60	
				fHOCO = 24 MHz,	V _{DD} = 5.0 V		0.42	2.03	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.42	2.03	
				fHOCO = 16 MHz, fiH = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	1.50	
					V _{DD} = 3.0 V		0.39	1.50	
			LS (low-speed main) mode Note 7	F O MI I- Noto 4	V _{DD} = 3.0 V		270	800	μА
					V _{DD} = 2.0 V		270	800	
			LV (low-voltage main)	fHOCO = 4 MHz, fIH = 4 MHz Note 4	V _{DD} = 3.0 V		450	755	μА
			mode Note 7		V _{DD} = 2.0 V		450	755	
			HS (high-speed main)	f _{MX} = 20 MHz Note 3, V _{DD} = 5.0 V	Square wave input		0.31	1.69	mA
			mode Note 7		Resonator connection		0.41	1.91	
				fmx = 20 MHz Note 3, VDD = 3.0 V	Square wave input		0.31	1.69	
					Resonator connection		0.41	1.91	
				fmx = 10 MHz Note 3, VDD = 5.0 V	Square wave input		0.21	0.94	
					Resonator connection		0.26	1.02	
				f _{MX} = 10 MHz Note 3, Square wave input	Square wave input		0.21	0.94	
				V _{DD} = 3.0 V	Resonator connection		0.26	1.02	
			LS (low-speed main) mode Note 7	f _{MX} = 8 MHz Note 3,	Square wave input		110	610	μА
				V _{DD} = 3.0 V	Resonator connection		150	660	
				f _{MX} = 8 MHz Note 3, V _{DD} = 2.0 V	Square wave input		110	610	
					Resonator connection		150	660	
			Subsystem clock operation	fsuB = 32.768 kHz Note 5, Square wave input	Square wave input		0.31		μΑ
				T _A = -40°C	Resonator connection		0.50		
				fsuB = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.38	0.76	
					Resonator connection		0.57	0.95	
				fsuB = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.47	3.59	
					Resonator connection		0.70	3.78	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.80	6.20	
				T _A = +70°C	Resonator connection		1.00	6.39	
				fsuB = 32.768 kHz Note 5,	Square wave input		1.65	10.56	
				TA = +85°C	Resonator connection		1.84	10.75	
	IDD3 Note 6	STOP mode Note 8	Ta = -40°C				0.19		μА
			$T_A = +25^{\circ}C$ $T_A = +50^{\circ}C$ $T_A = +70^{\circ}C$				0.30	0.59	
							0.41	3.42	
							0.80	6.03	
			T _A = +85°C				1.53	10.39	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(4) Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.20		μА
RTC operating current	IRTC Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	IT Notes 1, 2, 4				0.02		μА
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μА
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μА
Temperature sensor operating current	ITMPS Note 1				75.0		μА
D/A converter operating current	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	I _{CMP} Notes 1, 12, 13	V _{DD} = 5.0 V,	Window mode		12.5		μΑ
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μΑ
		V _{DD} = 5.0 V,	Window mode		8.0		μΑ
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μΑ
LVD operating current	I _{LVD} Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	I _{BGO} Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

 The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C

2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (min-	Tcy	Main system	HS (high-speed main)	$2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	0.03125		1	μs
imum instruction exe-		clock (fmain)	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
cution time)		operation	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 5.5 V	0.25		1	μs
		Subsystem clo	ock (fsub) operation	1.8 V ≤ VDD ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	0.03125		1	μs
		program-	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
		ming mode	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.25		1	μs
External system clock	fex	$2.7 \text{ V} \leq \text{Vdd} \leq$	5.5 V		1.0		20.0	MHz
frequency		2.4 V ≤ V _{DD} ≤	2.7 V		1.0		16.0	MHz
		1.8 V ≤ V _{DD} <	2.4 V		1.0		8.0	MHz
		1.6 V ≤ V _{DD} <	1.8 V		1.0		4.0	MHz
	fexs				32		35	kHz
External system clock	texH,	2.7 V ≤ V _{DD} ≤	5.5 V		24			ns
input high-level width,	texl	2.4 V ≤ V _{DD} ≤	2.7 V		30			ns
low-level width		1.8 V ≤ V _{DD} <	2.4 V		60			ns
		1.6 V ≤ V _{DD} <	1.8 V		120			ns
	texhs, texhs				13.7			μs
TI00 to TI03, TI10 to TI13 input high-level width, low-level width	tтін, tтіL				1/fMCK + 10 Note			ns
Timer RJ input cycle	fc	TRJIO		$2.7 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$	100			ns
				1.8 V ≤ EVDD0 < 2.7 V	300			ns
				1.6 V ≤ EVDD0 < 1.8 V	500			ns
Timer RJ input high-	tтлін,	TRJIO		2.7 V ≤ EVDD0 ≤ 5.5 V	40			ns
level width, low-level	t⊤JIL			1.8 V ≤ EV _{DD0} < 2.7 V	120			ns
width				1.6 V ≤ EV _{DD0} < 1.8 V	200			ns

Note The following conditions are required for low voltage interface when EVDD0 < VDD

 $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V: MIN. } 125 \text{ ns}$ $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V: MIN. } 250 \text{ ns}$

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel

number (n = 0 to 3))


(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Items	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтdiн, tтdil	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIO		3/fclk			ns
Timer RD forced cutoff signal	ttdsil	P130/INTP0	2MHz < fclk ≤ 32 MHz	1			μs
input low-level width			fclk ≤ 2 MHz	1/fclk + 1			
Timer RG input high-level	tтgін,	TRGIOA, TRGIOB		2.5/fclk			ns
width, low-level width	ttgil						
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			16	MHz
TO10 to TO13, TRJI00, TRJ00,			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRDIOA0, TRDIOA1,			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
TRDIOB0, TRDIOB1,			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
TRDIOC0, TRDIOC1,		LS (low-speed main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
TRDIOD0, TRDIOD1,			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
TRDIOD0, TRDIOD1, TRGIOA, TRGIOB output frequency		LV (low-voltage main) mode			2	MHz	
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	4.0 V ≤ EVDD0 ≤ 5.5 V			16	MHz
frequency			2.7 V ≤ EV _{DD0} < 4.0 V			8	MHz
			1.8 V ≤ EVDD0 < 2.7 V			4	MHz
			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
		LS (low-speed main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V			2	MHz
		LV (low-voltage main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V			2	MHz
Interrupt input high-level	tinth,	INTP0	$1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1			μs
width, low-level width	tintl	INTP1 to INTP11	1.6 V ≤ EVDD0 ≤ 5.5 V	1			μs
Key interrupt input low-level	tkr	KR0 to KR7	1.8 V ≤ EVDD0 ≤ 5.5 V	250			ns
width			1.6 V ≤ EVDD0 < 1.8 V	1			μs
RESET low-level width		10			μs		


Minimum Instruction Execution Time during Main System Clock Operation

Tcy vs Vdd (HS (high-speed main) mode)




Supply voltage VDD [V]


Tcy vs Vdd (LS (low-speed main) mode)




TCY vs VDD (LV (low-voltage main) mode)




AC Timing Test Points




External System Clock Timing



TI/TO Timing








TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1,

TRDIOCO, TRDIOC1, TRDIODO, TRDIOD1,


TRGIOA, TRGIOB









Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol		Conditions		n-speed main) Mode	· `	-speed main) Mode	· ·	roltage main) Node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		2.	4 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1	1		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.	8 V ≤ EVDD0 ≤ 5.5 V		fmck/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.	7 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fmck/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.	6 V ≤ EVDD0 ≤ 5.5 V		_		fmck/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4~V \leq EV_{DD0} < 2.7~V;~MAX.~2.6~Mbps$

1.8 V ≤ EVDD0 < 2.4 V: MAX. 1.3 Mbps

 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$: MAX. 0.6 Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: $32 \text{ MHz} (2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V})$

16 MHz (2.4 V \leq VDD \leq 5.5 V)


LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	(Conditions		HS (high-speed main) mode		oeed ode	LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 2/fcLk				250		500		ns
			2.7 V ≤ EVDD0 ≤ 5.5 V			250		500		ns
SCKp high-/low-level	tкн1,	4.0 V ≤ EV _{DD0}	≤ 5.5 V	tkcy1/2 - 7		tkcy1/2 - 50		tксү1/2 - 50		ns
width	tKL1	2.7 V ≤ EVDD0	$V \le EV_{DD0} \le 5.5 V$ to			tkcy1/2 - 50		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑)	tsıĸ1	4.0 V ≤ EVDD0	≤ 5.5 V	23		110		110		ns
Note 1		2.7 V ≤ EVDD0	≤ 5.5 V	33		110		110		ns
SIp hold time (from SCKp↑) Note 2	tksi1	2.7 V ≤ EVDD0	7 V ≤ EVDD0 ≤ 5.5 V			10		10		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 20 pF Note	S = 20 pF Note 4		10		10		10	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)
- Remark 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode	d main)	LV (low-vol	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	2.7 V ≤ EVDD0 ≤ 5.5 V	125		500		1000		ns
			2.4 V ≤ EVDD0 ≤ 5.5 V	250		500		1000		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	500		500		1000		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	1000		1000		1000		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	_		1000		1000		ns
SCKp high-/low-level	tĸнı,	4.0 V ≤ EVDD0	≤ 5.5 V	tkcy1/2 - 12		tkcy1/2 - 50		tkcy1/2 - 50		ns
width	tKL1	2.7 V ≤ EVDD0	≤ 5.5 V	tkcy1/2 - 18		tkcy1/2 - 50		tkcy1/2 - 50		ns
		2.4 V ≤ EVDD0	≤ 5.5 V	tkcy1/2 - 38		tkcy1/2 - 50		tkcy1/2 - 50		ns
		1.8 V ≤ EVDD0	≤ 5.5 V	tkcy1/2 - 50		tkcy1/2 - 50		tkcy1/2 - 50		ns
		1.7 V ≤ EVDD0	≤ 5.5 V	tkcy1/2 - 100		tkcy1/2 - 100		tkcy1/2 - 100		ns
		1.6 V ≤ EVDD0	≤ 5.5 V	_		tkcy1/2 - 100		tkcy1/2 - 100		ns
SIp setup time	tsıĸ1	4.0 V ≤ EVDD0	≤ 5.5 V	44		110		110		ns
(to SCKp↑) Note 1		2.7 V ≤ EVDD0	≤ 5.5 V	44		110		110		ns
		2.4 V ≤ EVDD0	≤ 5.5 V	75		110		110		ns
		1.8 V ≤ EVDD0	≤ 5.5 V	110		110		110		ns
		1.7 V ≤ EVDD0	≤ 5.5 V	220		220		220		ns
		1.6 V ≤ EVDD0	≤ 5.5 V	_		220		220		ns
SIp hold time	tksıı	1.7 V ≤ EVDD0	≤ 5.5 V	19		19		19		ns
(from SCKp↑) Note 2		1.6 V ≤ EVDD0	≤ 5.5 V	_		19		19		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	1.7 V ≤ EV _{DD0} C = 30 pF Note			25		25		25	ns
I NOTE 3		1.6 V ≤ EVDD0 C = 30 pF Note			_		25		25	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Cond	ditions	HS (high-spee	d main)	LS (low-speed mode	d main)	in) LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkcy2	4.0 V ≤ EV _{DD0} ≤ 5.5 V	20 MHz < fmck	8/fмск		_		_		ns
time Note 5			fмcк ≤ 20 MHz	6/fмск		6/fмск		6/fмск		ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V	16 MHz < fmck	8/fмск		_		_		ns
			fмcк ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V				6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/	tĸн2,	4.0 V ≤ EV _{DD0} ≤ 5.5 V		tkcy2/2 - 7		tkcy2/2 - 7		tkcy2/2 - 7		ns
low-level width	tKL2	2.7 V ≤ EVDD0 ≤ 5.5 V		tkcy2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		tkcy2/2 - 18		tkcy2/2 - 18		tkcy2/2 - 18		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		tkcy2/2 - 66		tkcy2/2 - 66		tkcy2/2 - 66		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		_		tkcy2/2 - 66		tkcy2/2 - 66		ns
SIp setup time	tsık2	2.7 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		1.8 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 40		1/fмск + 40		1/fмск + 40		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		_		1/fмск + 40		1/fмск + 40		ns
SIp hold time	tks12	1.8 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		1.7 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 250		1/fмск + 250		1/fмск + 250		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		_		1/fмск + 250		1/fмск + 250		ns
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	2.7 V ≤ EVDD0 ≤ 5.5 V		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3			2.4 V ≤ EV _{DD0} ≤ 5.5 V		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			1.8 V ≤ EVDD0 ≤ 5.5 V		2/fмск + 100		2/fмск + 110		2/fмск + 110	ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V		2/fмск + 220		2/fмск + 220		2/fмск + 220	ns
			1.6 V ≤ EVDD0 ≤ 5.5 V				2/fмск + 220		2/fмск + 220	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).



- $\textbf{Remark 1.} \ \ p: CSI \ number \ (p = 00, \, 01, \, 10, \, 11, \, 20, \, 21, \, 30, \, 31), \ m: \ Unit \ number \ (m = 0, \, 1),$
 - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00 to 03, 10 to 13))


(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V) (2/2)

Parameter	Symbol		Conditions	HS (high-speed mode	d main)	LS (low-speed mode	main)	LV (low-voltage mode	e main)	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SSI00 setup time	tssik	DAPmn = 0	2.7 V ≤ EVDD0 ≤ 5.5 V	120		120		120		ns
			1.8 V ≤ EVDD0 ≤ 5.5 V	200		200		200		ns
			1.7 V ≤ EVDD0 ≤ 5.5 V	400		400		400		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	_		400		400		ns
		DAPmn = 1	2.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	_		1/fмск + 400		1/fмск + 400		ns
SSI00 hold time	tkssi	DAPmn = 0	2.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	_		1/fмск + 400		1/fмск + 400		ns
		DAPmn = 1	2.7 V ≤ EV _{DD0} ≤ 5.5 V	120		120		120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	200		200		200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	400		400		400		ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	_		400		400		ns


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

CSI mode connection diagram (during communication at same potential)




CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))




Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	, ,	peed main) ode	•	peed main) ode	,	oltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		1000 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ		400 Note 1		400 Note 1		400 Note 1	kHz
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7 \ V \le EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		$\label{eq:local_local_local_local} \begin{split} 1.6 \ V & \leq EV_{\text{DD0}} < 1.8 \ V, \\ C_{\text{b}} & = 100 \ \text{pF}, \ R_{\text{b}} = 5 \ \text{k}\Omega \end{split}$				250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF, Rb} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$\label{eq:local_local_local_local} \begin{split} 1.8 \ V & \leq EV_{DD0} < 2.7 \ V, \\ C_b & = 100 \ pF, \ R_b = 5 \ k\Omega \end{split}$	1550		1550		1550		ns
		$\begin{array}{c} 1.7 \; \text{V} \leq \text{EV}_{\text{DD0}} < 1.8 \; \text{V}, \\ \text{C}_{\text{b}} = 100 \; \text{pF}, \; \text{R}_{\text{b}} = 5 \; \text{k}\Omega \end{array}$	1850		1850		1850		ns
		$\begin{array}{l} 1.6 \; \text{V} \leq \text{EV}_{\text{DD0}} < 1.8 \; \text{V}, \\ \text{C}_{\text{b}} = 100 \; \text{pF}, \; \text{R}_{\text{b}} = 5 \; \text{k}\Omega \end{array}$	_		1850		1850		ns
Hold time when SCLr = "H"	thigh	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF, Rb} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1550		1550		1550		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1850		1850		1850		ns
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed mode	main)	LS (low-speed m	nain)	LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1/fmcK + 85 Note 2		1/fmck + 145 Note 2		1/fmck + 145 Note 2		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1/fmck + 145 Note 2		1/fmck + 145 Note 2		1/fmck + 145 Note 2		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fmck + 230 Note 2		1/fmck + 230 Note 2		1/fmck + 230 Note 2		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fmck + 290 Note 2		1/fmck + 290 Note 2		1/fmck + 290 Note 2		ns
		$1.6 \ V \le EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_		1/fmck + 290 Note 2		1/fmck + 290 Note 2		ns
Data hold time (transmission)	thd: dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0	305	0	305	0	305	ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	355	0	355	0	355	ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	0	405	0	405	0	405	ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		$1.6 \ V \leq EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_		0	405	0	405	ns


Note 1. The value must also be equal to or less than fmck/4.

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



 $\textbf{Remark 1.} \ \ R_b[\Omega]: \ Communication \ line \ (SDAr) \ pull-up \ resistance, \ C_b[F]: \ Communication \ line \ (SDAr, SCLr) \ load \ capacitance$

Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 3 to 5, 14), h: POM number (h = 0, 1, 3 to 5, 7, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol		Conditions	٠ ٠	-speed main) node	,	speed main) node	,	voltage main) mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception	$4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 4		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
			Theoretical value of the maximum transfer rate folk Note 4		5.3		1.3		0.6	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		fмск/6 Notes 1, 2, 3		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		5.3		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with $EV_{DD0} \ge V_b$.

Note 3. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4~V \leq EV_{DD0} < 2.7~V;$ MAX. 2.6~Mbps

 $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$: MAX. 1.3 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq VDD \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol		Conditions	` `	-speed main) node	,	-speed main) mode	,	oltage main) node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		transmission	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V}$		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 1.4$ k Ω , $V_b = 2.7$ V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 2.7$ kΩ, $V_b = 2.3$ V		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V}$ and $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$

$$\frac{1}{\left\{-C_b \times R_b \times \ln \left(1 - \frac{2.2}{V_b}\right)\right\} \times 3} [bps]$$
 Baud rate error (theoretical value) =
$$\frac{\frac{1}{Transfer\ rate \times 2} - \left\{-C_b \times R_b \times \ln \left(1 - \frac{2.2}{V_b}\right)\right\}}{\left(\frac{1}{Transfer\ rate}\right) \times Number\ of\ transferred\ bits} \times 100\ [\%]$$

Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met.

Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

Note 3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

^{*} This value is the theoretical value of the relative difference between the transmission and reception sides



^{*} This value is the theoretical value of the relative difference between the transmission and reception sides

- Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- Note 5. Use it with $EVDD0 \ge Vb$.
- Note 6. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate

Expression for calculating the transfer rate when 1.8 V \leq EVDD0 < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-\text{Cb} \times \text{Rb} \times \text{In } (1 - \frac{1.5}{\text{Vb}})\} }{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 7. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)




UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- Remark 1. $Rb[\Omega]$: Communication line (TxDq) pull-up resistance,
 - Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode		LV (low-vo main) mo	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 2/fcLk	$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} &= 20 \text{ pF, R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned}$	200		1150		1150		ns
			$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ Cb &= 20 \ pF, \ Rb = 2.7 \ k\Omega \end{split}$	300		1150		1150		ns
SCKp high-level width	tkH1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 2$ $C_{\text{b}} = 20 \text{ pF, Rb}$	I.0 V,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 20 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$		tkcy1/2 - 120		tkcy1/2 - 120		tkcy1/2 - 120		ns
SCKp low-level width	tKL1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	4.0 V,	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
	$ 2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $		tксү1/2 - 50		ns					
SIp setup time (to SCKp↑) Note 1	tsık1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF}, \text{Rb}$	4.0 V,	58		479		479		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	2.7 V,	121		479		479		ns
SIp hold time (from SCKp†) Note 1	tksii	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	4.0 V,	10		10		10		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	2.7 V,	10		10		10		ns
Delay time from SCKp↓ to SOp out- put Note 1	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	4.0 V,		60		60		60	ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	2.7 V,		130		130		130	ns

 $(\textbf{Notes},\,\textbf{Caution},\, \text{and}\,\, \textbf{Remarks} \,\, \text{are listed on the next page.})$

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/2)

Parameter	Symbol	Conditions		HS (high-speed main) mode		peed main) ode		LV (low-voltage main) mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 2	tsık1	$ \begin{aligned} 4.0 & \ V \le EV_{DD0} \le 5.5 \ V, \\ 2.7 & \ V \le V_b \le 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	23		110		110		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	33		110		110		ns
SIp hold time (from SCKp↓) Note 2	tksıı	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	10		10		10		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	10		10		10		ns
Delay time from SCKp↑ to SOp output Note 2	tkso1	$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned}$		10		10		10	ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 & \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		10		10		10	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Remark 1. $Rb[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number

 (mn = 00))
- Remark 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol Conditions		Conditions	HS (high-s main) mo		LS (low-speed mode	,	LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tkcy1 ≥ 4/fclk	$ \begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	300		1150		1150		ns
			$ \begin{aligned} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} &= 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	500		1150		1150		ns
			$ \begin{aligned} &1.8 \; V \leq EV_{DDO} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V \; \text{Note}, \\ &C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned} $	1150		1150		1150		ns
SCKp high-level width	tкн1	$4.0 \text{ V} \le \text{EV}_{\text{DDO}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $\text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 1.4 \text{ k}\Omega$		tксү1/2 - 75		tkcy1/2 - 75		tксү1/2 - 75		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}}$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.$ $C_{\text{b}} = 30 \text{ pF, Rb}$	7 V,	tkcy1/2 - 170		tксу1/2 - 170		tксу1/2 - 170		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}}$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.$ $C_{\text{b}} = 30 \text{ pF, Rb}$	0 V Note,	tксү1/2 - 458		tkcy1/2 - 458		tkcy1/2 - 458		ns
SCKp low-level width	tKL1	$\begin{array}{l} 4.0 \text{ V} \leq \text{EVddo} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V}, \\ \text{Cb} = 30 \text{ pF}, \text{ Rb} = 1.4 \text{ k}\Omega \\ \\ 2.7 \text{ V} \leq \text{EVddo} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}, \\ \text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega \end{array}$		tксү1/2 - 12		tксү1/2 - 50		tксү1/2 - 50		ns
				tkcy1/2 - 18		tксү1/2 - 50		tксү1/2 - 50		ns
		1.8 V ≤ EVDD0 1.6 V ≤ Vb ≤ 2. Cb = 30 pF, Rb	0 V Note,	tkcy1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns

Note Use it with $EVDD0 \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$ (2/3)

Parameter	Symbol	Symbol Conditions		speed main)	,	peed main) ode	LV (low-vo	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsıĸ1	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	81		479		479		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $	177		479		479		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	479		479		479		ns
SIp hold time (from SCKp↑) Note 1	tksii	$ \begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{Cb} & = 30 \text{ pF}, \text{ Rb} = 1.4 \text{ k}\Omega \end{aligned} $	19		19		19		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $	19		19		19		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	19		19		19		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &\text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned} $		100		100		100	ns
				195		195		195	ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $		483		483		483	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

Note 2. Use it with $EV_{DD0} \ge V_b$.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$ (3/3)

Parameter	Symbol	Symbol Conditions		HS (high-speed main) mode		peed main) ode	LV (low-vo	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 1	tsıĸ1	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	44		110		110		ns
			44		110		110		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	110		110		110		ns
SIp hold time (from SCKp↓) Note 1	tksii	$ \begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{Cb} & = 30 \text{ pF}, \text{ Rb} = 1.4 \text{ k}\Omega \end{aligned} $	19		19		19		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $	19		19		19		ns
		$\begin{array}{c} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
Delay time from SCKp↑ to SOp output Note 1	tkso1	$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &\text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned} $		25		25		25	ns
				25		25		25	ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $		25		25		25	ns


Note 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


Note 2. Use it with $EV_{DD0} \ge V_b$.

CSI mode connection diagram (during communication at different potential




- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)


(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	mbol Conditions		, ,	h-speed mode	LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$	24 MHz < fmck	14/fмск		_		_		ns
Note 1		$2.7~V \leq V_b \leq 4.0~V$	20 MHz < fмcк ≤ 24 MHz	12/fмск		_		_		ns
			8 MHz < fмcк ≤ 20 MHz	10/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$	24 MHz < fmck	20/fмск		_		_		ns
		$2.3~V \leq V_b \leq 2.7~V$	20 MHz < fмcк ≤ 24 MHz	16/fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	14/fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$1.8 \ V \leq EV_{DD0} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V$ Note 2	24 MHz < fmck	48/fмск		_		_		ns
			20 MHz < fмcк ≤ 24 MHz	36/fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	32/fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	26/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/ low-level width	tkH2, tkL2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2	2.7 V ≤ V _b ≤ 4.0 V	tkcy2/2 - 12		tkcy2/2 - 50		tксү2/2 - 50		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2	$2.3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 18		tkcy2/2 - 50		tксү2/2 - 50		ns
		1.8 V ≤ EVDD0 < 3.3 V,	$1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V Note 2}$	tkcy2/2 - 50		tkcy2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2	$2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		2.7 V ≤ EVDD0 < 4.0 V,	$2.3~V \leq V_b \leq 2.7~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		1.8 V ≤ EVDD0 < 3.3 V,	$1.6~\text{V} \leq \text{V}_\text{b} \leq 2.0~\text{V}~\text{Note}~2$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tksı2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tkso2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, \Omega$ Cb = 30 pF, Rb = 1.4 k Ω			2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
output Note 5		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 200 $ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		1.8 V ≤ EV _{DD0} < 3.3 V, C _b = 30 pF, Rv = 5.5 kΩ	$1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V} \text{ Note 2},$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

 $(\textbf{Notes},\,\textbf{Caution},\, \text{and}\,\, \textbf{Remarks}$ are listed on the next page.)

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with $EVDD0 \ge V_b$.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


CSI mode connection diagram (during communication at different potential)




- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	abol Conditions		speed main) node	,	speed main) node	LV (low-v	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SCLr clock frequency	fscL	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		1000 Note 1		300 Note 1		300 Note 1	kHz
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $		1000 Note 1		300 Note 1		300 Note 1	kHz
		$ \begin{aligned} &4.0 \; \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \; \text{V}, \\ &\text{C}_{\text{b}} = 100 \; \text{pF}, \; \text{R}_{\text{b}} = 2.8 \; \text{k}\Omega \end{aligned} $		400 Note 1		300 Note 1		300 Note 1	kHz
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $		400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{split} &1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ &1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ &C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 5.5 \; \text{k}\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	475		1550		1550		ns
		$ \begin{aligned} &2.7 \; \text{V} \leq \text{EV}_{\text{DDO}} < 4.0 \; \text{V}, \\ &2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ &C_{\text{b}} = 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega \end{aligned} $	475		1550		1550		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	1150		1550		1550		ns
		$\label{eq:section} \begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	1150		1550		1550		ns
		$\begin{split} &1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ &1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ &C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 5.5 \; \text{k}\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	thigh	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	245		610		610		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $	200		610		610		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &\text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	675		610		610		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	600		610		610		ns
		$\begin{array}{l} 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ 1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ \text{C}_{\text{b}} = 100 \; \text{pF}, \; \text{R}_{\text{b}} = 5.5 \; \text{k}\Omega \end{array}$	610		610		610		ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed r	main)	LS (low-speed m	nain)	LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} &\text{Note 2}, \\ &C_{\text{b}} = 100 \text{ pF}, &R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &4.0 \; \text{V} \leq \text{EV} \text{DDO} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_\text{b} \leq 4.0 \; \text{V}, \\ &\text{C}_\text{b} = 100 \; \text{pF}, \; \text{R}_\text{b} = 2.8 \; \text{k} \Omega \end{aligned} $	0	355	0	355	0	355	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$\begin{split} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \stackrel{\text{Note 2}}{\sim}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{split}$	0	405	0	405	0	405	ns

Note 1. The value must also be equal to or less than fMCK/4.

Caution


Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


Note 2. Use it with $EVDD0 \ge V_b$.

Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Remark 1. $Rb[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 30, 31), g: PIM, POM number (g = 0, 1, 3 to 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0, 2), mn = 00, 01, 02, 10, 12, 13)

2.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	C	Conditions	` •	peed main) ode	, ,	peed main) ode	,	ltage main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fscL	Standard mode:	2.7 V ≤ EVDD0 ≤ 5.5 V	0	100	0	100	0	100	kHz
frequency		fclk ≥ 1 MHz	1.8 V ≤ EVDD0 ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.7 V ≤ EVDD0 ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	0	100	0	100	kHz
Setup time of	tsu: sta	2.7 V ≤ EVDD0 ≤	5.5 V	4.7		4.7		4.7		μs
restart condition		1.8 V ≤ EVDD0 ≤	5.5 V	4.7		4.7		4.7		μs
		1.7 V ≤ EV _{DD0} ≤	1.7 V ≤ EVDD0 ≤ 5.5 V 1.6 V ≤ EVDD0 ≤ 5.5 V			4.7		4.7		μs
		1.6 V ≤ EVDD0 ≤			_	4.7		4.7		μs
Hold time Note 1	thd: STA	2.7 V ≤ EVDD0 ≤	5.5 V	4.0		4.0		4.0		μs
		1.8 V ≤ EVDD0 ≤	5.5 V	4.0		4.0		4.0		μs
		1.7 V ≤ EVDD0 ≤	5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ EVDD0 ≤	5.5 V	-	_	4.0		4.0		μs
Hold time when	tLOW	2.7 V ≤ EVDD0 ≤	5.5 V	4.7		4.7		4.7		μs
SCLA0 = "L"		1.8 V ≤ EVDD0 ≤	5.5 V	4.7		4.7		4.7		μs
		1.7 V ≤ EV _{DD0} ≤	5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ EVDD0 ≤	5.5 V	-	_	4.7		4.7		μs
Hold time when	thigh	2.7 V ≤ EVDD0 ≤	5.5 V	4.0		4.0		4.0		μs
SCLA0 = "H"		1.8 V ≤ EVDD0 ≤	5.5 V	4.0		4.0		4.0		μs
		1.7 V ≤ EVDD0 ≤	5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ EVDD0 ≤	5.5 V	-	_	4.0		4.0		μs

 $(\textbf{Notes},\,\textbf{Caution},\, \text{and}\,\, \textbf{Remark}$ are listed on the next page.)

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	, ,	peed main) ode	, ,	peed main) ode	,	ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: DAT	2.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	250		250		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
Note 2		1.8 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	0	3.45	0	3.45	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.0		4.0		μs
Bus-free time	tBUF	2.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.7		4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 $k\Omega$

(2) I2C fast mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	(Conditions	` `	h-speed mode	,	v-speed mode	,	-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode:	2.7 V ≤ EVDD0 ≤ 5.5 V	0	400	0	400	0	400	kHz
		fc∟k ≥ 3.5 MHz	1.8 V ≤ EVDD0 ≤ 5.5 V	0	400	0	400	0	400	kHz
Setup time of restart condi-	tsu: sta	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
tion		1.8 V ≤ EV _{DD0} ≤	1.8 V ≤ EVDD0 ≤ 5.5 V			0.6		0.6		μs
Hold time Note 1	thd: STA	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$			0.6		0.6		μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD0} ≤				1.3		1.3		μs
		1.8 V ≤ EV _{DD0} ≤				1.3		1.3		μs
Hold time when SCLA0 = "H"	thigh	2.7 V ≤ EVDD0 ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Data setup time (reception)	tsu: dat	2.7 V ≤ EVDD0 ≤	5.5 V	100		100		100		ns
		1.8 V ≤ EV _{DD0} ≤	5.5 V	100		100		100		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ EV _{DD0} ≤	5.5 V	0	0.9	0	0.9	0	0.9	μs
Note 2		1.8 V ≤ EV _{DD0} ≤	5.5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Bus-free time	t BUF	2.7 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 k Ω

(3) I2C fast mode plus

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Co	onditions		h-speed mode	•	r-speed mode	`	-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fclk ≥ 10 MHz	•		1000	_		_		kHz
Setup time of restart condition	tsu: sta	2.7 V ≤ EVDD0 ≤ 5.	.7 V ≤ EVDD0 ≤ 5.5 V			_		_		μs
Hold time Note 1	thd: STA	2.7 V ≤ EVDD0 ≤ 5.	2.7 V ≤ EVDD0 ≤ 5.5 V			_		_		μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD0} ≤ 5.	.5 V	0.5		_		_		μs
Hold time when SCLA0 = "H"	tніgн	2.7 V ≤ EVDD0 ≤ 5.	5 V	0.26		_		_	_	μs
Data setup time (reception)	tsu: dat	2.7 V ≤ EVDD0 ≤ 5.	5 V	50		-		_	_	ns
Data hold time (transmission) Note 2	thd: dat	2.7 V ≤ EVDD0 ≤ 5.	.7 V ≤ EVDD0 ≤ 5.5 V		0.45	-	_	_	_	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EV _{DD0} ≤ 5.	2.7 V ≤ EVDD0 ≤ 5.5 V			-	_	_	_	μs
Bus-free time	tBUF	2.7 V ≤ EVDD0 ≤ 5.	2.7 V ≤ EV _{DD0} ≤ 5.5 V			_		_	_	μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Note 3. The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing



Remark n = 0, 1

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = VSS	Reference voltage (+) = V _{BGR} Reference voltage (-)= AV _{REFM}
ANI0 to ANI14	Refer to 2.6.1 (1).	Refer to 2.6.1 (3).	Refer to 2.6.1 (4).
ANI16 to ANI20	Refer to 2.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1) .		_

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	2.125		39	μs
		Target pin: ANI2 to ANI14	2.7 V ≤ V _{DD} ≤ 5.5 V	3.1875		39	μs
			1.8 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
			1.6 V ≤ V _{DD} ≤ 5.5 V	57		95	μs
		10-bit resolution	3.6 V ≤ VDD ≤ 5.5 V	2.375		39	μs
		Target pin: Internal reference voltage,	2.7 V ≤ VDD ≤ 5.5 V	3.5625		39	μs
	and temperature sensor output voltage (HS (high-speed main) mode)		2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
	AV _{REFP} = V _{DD} Note 3	AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±0.50	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±0.50	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±2.5	LSB
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±5.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±1.5	LSB
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±2.0	LSB
Analog input voltage	Vain	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)			/ _{BGR} Note	5	V
		Temperature sensor output voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed m	V _{TMPS25} Note 5		e 5	V	

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

Note 5. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, 1.6 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V		1.2	±5.0	LSB
		EVDD0 ≤ AVREFP = VDD Notes 3, 4	1.6 V ≤ AVREFP ≤ 5.5 V Note 5		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	2.7 V ≤ VDD ≤ 5.5 V	3.1875		39	μs
			1.8 V ≤ VDD ≤ 5.5 V	17		39	μs
			1.6 V ≤ VDD ≤ 5.5 V	57		95	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±0.35	%FSR
	EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	1.6 V ≤ AVREFP ≤ 5.5 V Note 5			±0.60	%FSR	
Full-scale error Notes 1, 2	Ers	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±0.35	%FSR
		EVDD0 ≤ AVREFP = VDD Notes 3, 4	1.6 V ≤ AVREFP ≤ 5.5 V Note 5			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±3.5	LSB
		EVDD0 ≤ AVREFP = VDD Notes 3, 4	1.6 V ≤ AVREFP ≤ 5.5 V Note 5			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±2.0	LSB
		EVDD0 ≤ AVREFP = VDD Notes 3, 4	1.6 V ≤ AVREFP ≤ 5.5 V Note 5			±2.5	LSB
Analog input voltage	Vain	ANI16 to ANI20		0		AVREFP and EVDD0	V

- Note 1. Excludes quantization error (±1/2 LSB).
- Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **Note 3.** When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. When AVREFP \leq EVDD0 \leq VDD, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when AVREFP = VDD.

Note 5. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0	LSB
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
			1.6 V ≤ V _{DD} ≤ 5.5 V	57		95	μs
		10-bit resolution	$3.6 \text{ V} \leq \text{VdD} \leq 5.5 \text{ V}$	2.375		39	μs
		Target pin: internal reference voltage, and temperature sensor output voltage	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	3.5625		39	μs
		(HS (high-speed main) mode)	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	ror Notes 1, 2 Ezs 10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR	
		1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.85	%FSR	
Full-scale error Notes 1, 2	Ers	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±4.0	LSB
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±6.5	LSB
Differential linearity error	DLE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.0	LSB
Note 1			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±2.5	LSB
Analog input voltage	Vain	ANI0 to ANI14		0		VDD	V
		ANI16 to ANI20		0		EV _{DD0}	V
		Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) r	node)	١	/ _{BGR} Note	4	٧
Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) n		node)	V _{TMPS25} Note 4		e 4	٧	

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD = EVDD1 \leq VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V \leq EVss0 = EVss1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M Ω	$1.8~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
		Rload = 8 MΩ	$1.8~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$			3	μs
			$1.6 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			6	μs

2.6.4 Comparator

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Col	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		EVDD0 - 1.4	V
	Ivcmp			-0.3		EV _{DD0} + 0.3	V
Output delay	td	V _{DD} = 3.0 V Input slew rate > 50 mV/μs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 VDD		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode	e, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{ HS (h}$	nigh-speed main) mode	1.38	1.45	1.50	٧


Note Not usable in LS (low-speed main) mode, LV (low-voltage main) mode, sub-clock operation, or STOP mode.

2.6.5 POR circuit characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, Vss = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.47	1.51	1.55	V
	VPDR	Voltage threshold on VDD falling Note 1	1.46	1.50	1.54	V
Minimum pulse width Note 2	Tpw		300			μs

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



2.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Voltage	Supply voltage level	VLVD0	Rising edge	3.98	4.06	4.14	V
detection			Falling edge	3.90	3.98	4.06	V
threshold		VLVD1	Rising edge	3.68	3.75	3.82	V
			Falling edge	3.60	3.67	3.74	V
		VLVD2	Rising edge	3.07	3.13	3.19	V
			Falling edge	3.00	3.06	3.12	V
		VLVD3	Rising edge	2.96	3.02	3.08	V
			Falling edge	2.90	2.96	3.02	V
		VLVD4	Rising edge	2.86	2.92	2.97	V
			Falling edge	2.80	2.86	2.91	V
		VLVD5	Rising edge	2.76	2.81	2.87	V
			Falling edge	2.70	2.75	2.81	V
		VLVD6	Rising edge	2.66	2.71	2.76	V
			Falling edge	2.60	2.65	2.70	V
		VLVD7	Rising edge	2.56	2.61	2.66	V
			Falling edge	2.50	2.55	2.60	V
		VLVD8	Rising edge	2.45	2.50	2.55	V
			Falling edge	2.40	2.45	2.50	V
		VLVD9	Rising edge	2.05	2.09	2.13	V
			Falling edge	2.00	2.04	2.08	V
		VLVD10	Rising edge	1.94	1.98	2.02	V
			Falling edge	1.90	1.94	1.98	V
		VLVD11	Rising edge	1.84	1.88	1.91	V
			Falling edge	1.80	1.84	1.87	V
		VLVD12	Rising edge	1.74	1.77	1.81	V
			Falling edge	1.70	1.73	1.77	V
		VLVD13	Rising edge	1.64	1.67	1.70	V
			Falling edge	1.60	1.63	1.66	V
Minimum puls	se width	tLW		300			μs
Detection del	ay time					300	μs

(2) Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol		Cond	litions	MIN.	TYP.	MAX.	Unit
Voltage detection	VLVDA0	VPOC2,	VPOC1, VPOC0 = 0, 0, 0, fa	lling reset voltage	1.60	1.63	1.66	V
threshold	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC2,	VPOC1, VPOC0 = 0, 0, 1, fa	lling reset voltage	1.80	1.84	1.87	V
	VLVDB1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2,	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage				2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2,	VPOC1, VPOC0 = 0, 1, 1, fa	lling reset voltage	2.70	2.75	2.81	V
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2	1	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3	1	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

2.6.7 Power supply voltage rising slope characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.

2.7 RAM Data Retention Characteristics

$(TA = -40 \text{ to } +85^{\circ}C, Vss = 0V)$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 Note		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



2.8 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	1.8 V ≤ VDD ≤ 5.5 V	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

2.9 Dedicated Flash Memory Programmer Communication (UART)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps


Note 2. When using flash memory programmer and Renesas Electronics self-programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thD	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications T_A = -40 to +105°C

R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C.

 Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T_A = -40 to +85°C, see **2. ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)**.

Operation of products rated "G: Industrial applications ($TA = -40 \text{ to} + 105^{\circ}\text{C}$)" at ambient operating temperatures above 85°C differs from that of products rated "A: Consumer applications" and "D: Industrial applications" in the ways listed below.

Parameter	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	TA = -40 to +85°C	Ta = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	2.7 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 32 MHz	2.7 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 32 MHz
	2.4 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 16 MHz	2.4 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	1.8 V ≤ V _{DD} ≤ 5.5 V @ 1 MHz to 8 MHz	
	LV (low-voltage main) mode:	
	1.6 V ≤ VDD ≤ 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator	1.8 V ≤ VDD ≤ 5.5 V:	2.4 V ≤ VDD ≤ 5.5 V:
clock accuracy	±1.0% @ TA = -20 to +85°C	±2.0% @ TA = +85 to +105°C
	±1.5% @ TA = -40 to -20°C	±1.0% @ TA = -20 to +85°C
	1.6 V ≤ V _{DD} < 1.8 V:	±1.5% @ TA = -40 to -20°C
	±5.0% @ TA = -20 to +85°C	
	±5.5% @ TA = -40 to -20°C	
Serial array unit	UART	UART
	CSI: fclk/2 (16 Mbps supported), fclk/4	CSI: fclk/4
	Simplified I ² C communication	Simplified I ² C communication
IICA	Standard mode	Standard mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	• Rising: 1.67 V to 4.06 V (14 stages)	• Rising: 2.61 V to 4.06 V (8 stages)
	• Falling: 1.63 V to 3.98 V (14 stages)	• Falling: 2.55 V to 3.98 V (8 stages)

Remark The electrical characteristics of products rated "G: Industrial applications (TA = -40 to + 105°C)" at ambient operating temperatures above 85°C differ from those of products rated "A: Consumer applications" and "D: Industrial applications". For details, refer to **3.1** to **3.10**.

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V _{DD} +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vıз	P20 to P27, P121 to P124, P137,	-0.3 to V _{DD} +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	Vo2	P20 to P27, P150 to P156	-0.3 to V _{DD} +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	.,
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to V _{DD} +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low lou	lOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal c	pperation mode	-40 to +105	°C
temperature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

3.2 Oscillator Characteristics

3.2.1 X1, XT1 characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	1.0		20.0	MHz
	crystal resonator	2.4 V ≤ V _{DD} < 2.7 V	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user.

Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

3.2.2 On-chip oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le VDD \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Co	onditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін		1		32	MHz	
High-speed on-chip oscillator clock frequency		-20 to +85°C	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	-1.0		+1.0	%
accuracy		-40 to -20°C	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	-1.5		+1.5	%
		+85 to +105°C	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3.3 DC Characteristics

3.3.1 Pin characteristics

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, VSS = EVSS0 = EVSS1 = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	P10 to P17 P40 to P47 P64 to P67 P80 to P87	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	2.4 V ≤ EVDD0 ≤ 5.5 V			-3.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
		P102, P120, P130, P140 to P145	2.7 V ≤ EVDD0 < 4.0 V			-10.0	mA
		(When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 < 2.7 V			-5.0	mA
		P30, P31, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
			2.7 V ≤ EVDD0 < 4.0 V			-19.0	mA
		P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 < 2.7 V			-10.0	mA
		,	2.4 V ≤ EVDD0 ≤ 5.5 V			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	2.4 V ≤ VDD ≤ 5.5 V			-0.1 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ VDD ≤ 5.5 V			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

 $However, the \ current \ that \ is \ allowed \ to \ flow \ into \ one \ pin \ does \ not \ vary \ depending \ on \ the \ duty \ factor.$

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

Note 2. Do not exceed the total current value.

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				8.5 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
	P102, P120, P130, P1 (When duty ≤ 70% Not Total of P05, P06, P10 P30, P31, P50 to P57, P60 to P67, P70 to P7 P80 to P87, P100, P10 P111, P146, P147 (When duty ≤ 70% Not Total of all pins (When duty ≤ 70% Not Per pin for P20 to P27 P150 to P156 Total of all pins	Total of P00 to P04, P40 to P47,	4.0 V ≤ EVDD0 ≤ 5.5 V			40.0	mA
			2.7 V ≤ EVDD0 < 4.0 V			15.0	mA
		(When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 < 2.7 V			9.0	mA
		P30, P31, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V			40.0	mA
			2.7 V ≤ EVDD0 < 4.0 V			35.0	mA
		P80 to P87, P100, P101, P110,	2.4 V ≤ EVDD0 < 2.7 V			20.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				80.0	mA
		Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	2.4 V ≤ VDD ≤ 5.5 V			5.0	mA

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.
- **Note 2.** Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IoL \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IoL = 10.0 mA Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(3/5)

Items	Symbol	Conditions			TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EV _{DD0}	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	2.2		EV _{DD0}	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	2.0		EV _{DD0}	V
			TTL input buffer 2.4 V ≤ EVDD0 < 3.3 V	1.5		EV _{DD0}	V
	VIH3	P20 to P27, P150 to P156	0.7 Vdd		VDD	V	
	VIH4	P60 to P63		0.7 EVDD0		6.0	V
	VIH5	P121 to P124, P137, EXCLK, EX	0.8 Vdd		VDD	V	
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EVDD0 < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3 Vdd	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 Vdd	V

Caution The maximum value of ViH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

Items	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA	EVDD0 - 0.7			V
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	2.7 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -2.0 mA	EVDD0 - 0.6			V
		P111, P120, P130, P140 to P147	2.4 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -1.5 mA	EVDD0 - 0.5			V
	VOH2	/OH2 P20 to P27, P150 to P156 2.4 V ≤ \ IOH2 = -1		VDD - 0.5			V
Output voltage, low	VOL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 8.5 mA			0.7	V
		P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	2.7 V ≤ EVDD0 ≤ 5.5 V, loL1 = 3.0 mA			0.6	V
			2.7 V ≤ EVDD0 ≤ 5.5 V, loL1 = 1.5 mA			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $\text{IOL1} = 0.6 \text{ mA}$			0.4	V
	VOL2		$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V},$ $\text{IoL2} = 400 \ \mu\text{A}$			0.4	V
	Vol3	P60 to P63	4.0 V ≤ EVDD0 ≤ 5.5 V, loL3 = 15.0 mA			2.0	V
			4.0 V ≤ EVDD0 ≤ 5.5 V, lol3 = 5.0 mA			0.4	V
			2.7 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 3.0 mA			0.4	V
		2	2.4 V ≤ EVDD0 ≤ 5.5 V, loL3 = 2.0 mA			0.4	٧

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)

Items	Symbol	Conditi	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDD0				1	μΑ
	ILIH2	$\frac{\text{P20 to P27, P137, P150 to P156,}}{\text{RESET}}$ $\text{V}_{\text{I}} = \text{V}_{\text{DD}}$					1	μΑ
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μА
				In resonator con- nection			10	μΑ
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVsso				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	Vı = Vss				-1	μА
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μА
				In resonator con- nection			-10	μΑ
On-chip pull-up resistance	Rυ	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

3.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.4		mA
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.4		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.1		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.1		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.1	9.3	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.1	9.3	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		4.8	8.7	
				fiH = 32 MHz Note 3	operation	V _{DD} = 3.0 V		4.8	8.7	
				fносо = 48 MHz,	Normal	V _{DD} = 5.0 V		4.0	7.3	
				fiH = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.0	7.3	
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		3.8	6.7	
				fiH = 24 MHz Note 3	operation	V _{DD} = 3.0 V		3.8	6.7	
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		2.8	4.9	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		2.8	4.9	
		HS (high-speed main)	f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.3	5.7	mA	
		mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.4	5.8		
				V _{DD} = 3.0 V f _{MX} = 10 MHz Note 2, V _{DD} = 5.0 V	Normal	Square wave input		3.3	5.7	
					operation	Resonator connection		3.4	5.8	
					Normal	Square wave input		2.0	3.4	
					operation	Resonator connection		2.1	3.5	
					Normal	Square wave input		2.0	3.4	
				V _{DD} = 3.0 V	operation	Resonator connection		2.1	3.5	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.7	6.1	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	
				T _A = +25°C	operation	Resonator connection		4.7	6.1	
				fsuB = 32.768 kHz Note 4		Square wave input		4.8	6.7	
				T _A = +50°C	operation	Resonator connection		4.8	6.7	
				fsuB = 32.768 kHz Note 4		Square wave input		4.8	7.5]
				T _A = +70°C	operation	Resonator connection		4.8	7.5	
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.4	8.9		
				T _A = +85°C	operation	Resonator connection		5.4	8.9	
			fs	fsuB = 32.768 kHz Note 4 N	4 Normal	Square wave input		7.2	21.0	
				T _A = +105°C	operation	Resonator connection		7.3	21.1	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 32 MHz $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 16 MHz
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)

 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fhoco = 64 MHz,	V _{DD} = 5.0 V		0.80	4.36	mA
Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.80	4.36	
				fhoco = 32 MHz,	V _{DD} = 5.0 V		0.49	3.67	
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.49	3.67	
				fносо = 48 MHz,	V _{DD} = 5.0 V		0.62	3.42	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.62	3.42	
				fHOCO = 24 MHz,	V _{DD} = 5.0 V		0.4	2.85	
				fiH = 24 MHz Note 4	V _{DD} = 3.0 V		0.4	2.85	
				fHOCO = 16 MHz,	V _{DD} = 5.0 V		0.37	2.08	
				fih = 16 MHz Note 4	V _{DD} = 3.0 V		0.37	2.08	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.28	2.45	mA
			mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.40	2.57	
				fmx = 20 MHz Note 3,	Square wave input		0.28	2.45	
				V _{DD} = 3.0 V	Resonator connection		0.40	2.57	
				\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Square wave input		0.19	1.28	
				V _{DD} = 5.0 V	Resonator connection		0.25	1.36	
				fmx = 10 MHz Note 3,	Square wave input		0.19	1.28	
				V _{DD} = 3.0 V	Resonator connection		0.25	1.36	
			Subsystem clock	fsuB = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μΑ
			operation	fsuB = 32.768 kHz Note 5,	Resonator connection		0.44	0.76	- - -
					Square wave input		0.30	0.57	
					Resonator connection		0.49	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.36	1.17	1
				T _A = +50°C	Resonator connection		0.59	1.36	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				T _A = +70°C	Resonator connection		0.72	2.16	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.97	3.37	
				TA = +85°C	Resonator connection		1.16	3.56	
				fsuB = 32.768 kHz Note 5,	Square wave input		3.20	17.10	
				T _A = +105°C	Resonator connection		3.40	17.50	
	IDD3	STOP mode	T _A = -40°C	1	1		0.18	0.51	μΑ
	Note 6	Note 8	T _A = +25°C				0.24	0.51	
			T _A = +50°C				0.29	1.10	
			T _A = +70°C				0.41	1.90	
			T _A = +85°C				0.90	3.30	
			T _A = +105°C				3.10	17.00	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V} \text{@} 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V} \text{@} 1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol		Conditions						MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.6		mA
current		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.6		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.3		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.3		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.4	10.9	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.4	10.9	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.0	10.3	
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.0	10.3	
				fHOCO = 48 MHz,	Normal	V _{DD} = 5.0 V		4.2	8.2	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.2	8.2	
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		4.0	7.8	
				f _{IH} = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.0	7.8	
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.0	5.6	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.0	5.6	
		HS (high-speed main)	f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.4	6.6	mA	
		mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.6	6.7		
				f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.4	6.6	
				V _{DD} = 3.0 V	operation	Resonator connection		3.6	6.7	
				, ,	Normal	Square wave input		2.1	3.9	
					operation	Resonator connection		2.2	4.0	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.9	
				V _{DD} = 3.0 V	operation	Resonator connection		2.2	4.0	
			Subsystem clock	fsuB = 32.768 kHz Note 4		Square wave input		4.9	7.1	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4		Square wave input		4.9	7.1	
				T _A = +25°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	
				T _A = +50°C	operation	Resonator connection		5.1	8.8	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.5	
				Ta = +70°C	operation	Resonator connection		5.5	10.5	
				fsuB = 32.768 kHz Note 4		Square wave input		6.5	14.5	
				TA = +85°C	operation	Resonator connection		6.5	14.5	
				fsuB = 32.768 kHz Note 4		Square wave input		13.0	58.0	
				T _A = +105°C	operation	Resonator connection		13.0	58.0	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is Ta = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V _{DD} = 5.0 V		0.79	4.86	mA
rent Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.79	4.86	
				fHOCO = 32 MHz,	V _{DD} = 5.0 V		0.49	4.17	
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.49	4.17	
				fHOCO = 48 MHz,	V _{DD} = 5.0 V		0.62	3.82	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.62	3.82	
				fHOCO = 24 MHz,	V _{DD} = 5.0 V		0.4	3.25	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.4	3.25	
				fHOCO = 16 MHz,	V _{DD} = 5.0 V		0.38	2.28	
				fih = 16 MHz Note 4	V _{DD} = 3.0 V		0.38	2.28	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.30	2.65	mA
			mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.40	2.77	
				fmx = 20 MHz Note 3,	Square wave input		0.30	2.65	
				V _{DD} = 3.0 V	Resonator connection		0.40	2.77	
				fmx = 10 MHz Note 3,	Square wave input		0.20	1.36	
			V _{DD} = 5.0 V	Resonator connection		0.25	1.46		
			f _{MX} = 10 MHz Note 3,	Square wave input		0.20	1.36		
				V _{DD} = 3.0 V	Resonator connection		0.25	1.46	
			Subsystem clock oper-	fsuB = 32.768 kHz Note 5,	Square wave input		0.28	0.66	μΑ
			ation	TA = -40°C fsub = 32.768 kHz Note 5, TA = +25°C	Resonator connection		0.47	0.85	
					Square wave input		0.34	0.66	
					Resonator connection		0.53	0.85	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.37	2.35	
				T _A = +50°C	Resonator connection		0.56	2.54	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.61	4.08	
				T _A = +70°C	Resonator connection		0.80	4.27	
				fsuB = 32.768 kHz Note 5,	Square wave input		1.55	8.09	
				T _A = +85°C	Resonator connection		1.74	8.28	
				fsuB = 32.768 kHz Note 5,	Square wave input		6.00	51.00	
				T _A = +105°C	Resonator connection		6.00	51.00	
	Note 6 STOP mode $T_A = -40^{\circ}C$ $T_A = +25^{\circ}C$ $T_A = +50^{\circ}C$	TA = -40°C	1	1		0.19	0.57	μА	
		Note 8	T _A = +25°C				0.25	0.57	
			T _A = +50°C				0.33	2.26	
			T _A = +70°C				0.52	3.99	
			T _A = +85°C				1.46	8.00	
			T _A = +105°C				5.50	50.00	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

<R><R>

<R><R>

<R><R>

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol		Conditions						MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.9		mA
current		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.9		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.5		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.5		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		6.0	11.2	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		6.0	11.2	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.5	10.6	
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.5	10.6	
				fHOCO = 48 MHz,	Normal	V _{DD} = 5.0 V		4.7	8.6	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.7	8.6	
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		4.4	8.2	
			fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.4	8.2		
			fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.3	5.9		
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.3	5.9	
			HS (high-speed main)	fmx = 20 MHz Note 2,	Normal	Square wave input		3.7	6.8	mA
			mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.9	7.0	
				fmx = 20 MHz Note 2,	Normal	Square wave input		3.7	6.8	
				V _{DD} = 3.0 V	operation	Resonator connection		3.9	7.0	
				, , ,	Normal	Square wave input		2.3	4.1	
				V _{DD} = 5.0 V f _{MX} = 10 MHz Note 2,	operation Normal	Resonator connection		2.3	4.2	
						Square wave input		2.3	4.1	
				V _{DD} = 3.0 V	operation	Resonator connection		2.3	4.2	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.2	7.7	μА
			operation	TA = -40°C	operation	Resonator connection		5.2	7.7	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.3	7.7	
				T _A = +25°C	operation	Resonator connection		5.3	7.7	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.6	
				TA = +50°C	operation	Resonator connection		5.5	10.6	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2	
				T _A = +70°C	operation	Resonator connection		6.0	13.2	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.8	17.5	
				T _A = +85°C	operation	Resonator connection		6.9	17.5	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		15.5	77.8	
				Ta = +105°C	operation	Resonator connection		15.5	77.8	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is Ta = 25°C

<R>

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V _{DD} = 5.0 V		0.93	5.16	mA
rent Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.93	5.16	1
				fHOCO = 32 MHz,	V _{DD} = 5.0 V		0.5	4.47	
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.5	4.47	1
				fHOCO = 48 MHz,	V _{DD} = 5.0 V		0.72	4.08	1
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.72	4.08	1
			fHOCO = 24 MHz,	V _{DD} = 5.0 V		0.42	3.51	1	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.42	3.51	
				fhoco = 16 MHz,	V _{DD} = 5.0 V		0.39	2.38	
				fih = 16 MHz Note 4	V _{DD} = 3.0 V		0.39	2.38	
		HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.31	2.83	mA	
		mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.41	2.92		
			f _{MX} = 20 MHz Note 3,	Square wave input		0.31	2.83		
			V _{DD} = 3.0 V	Resonator connection		0.41	2.92		
			f _{MX} = 10 MHz Note 3,	Square wave input		0.21	1.46		
			V _{DD} = 5.0 V	Resonator connection		0.26	1.57		
				fmx = 10 MHz Note 3,	Square wave input		0.21	1.46	
			V _{DD} = 3.0 V	Resonator connection		0.26	1.57		
			ation	fsuB = 32.768 kHz Note 5,	Square wave input		0.31	0.76	μΑ
				TA = -40°C fsub = 32.768 kHz Note 5, TA = +25°C	Resonator connection		0.50	0.95	
					Square wave input		0.38	0.76	
					Resonator connection		0.57	0.95	
				fsuB = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.47	3.59	
					Resonator connection		0.70	3.78	
				fsub = 32.768 kHz Note 5,	Square wave input		0.80	6.20	
				T _A = +70°C	Resonator connection		1.00	6.39	
				fsub = 32.768 kHz Note 5,	Square wave input		1.65	10.56	
				T _A = +85°C	Resonator connection		1.84	10.75	
				fsub = 32.768 kHz Note 5,	Square wave input		8.00	65.7	
				T _A = +105°C	Resonator connection		8.00	65.7	
	IDD3	STOP mode	T _A = -40°C		0.19	0.63	μΑ		
	Note 6 Note 8	T _A = +25°C		0.30	0.63				
		T _A = +50°C	TA = +50°C						
			T _A = +70°C	$T_A = +70$ °C $T_A = +85$ °C					
			T _A = +85°C						
			T _A = +105°C				6.50	67.14	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(4) Peripheral Functions (Common to all products)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.20		μА
RTC operating current	I _{RTC} Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	IT Notes 1, 2, 4				0.02		μА
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μΑ
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μΑ
Temperature sensor operating current	I _{TMPS} Note 1				75.0		μΑ
D/A converter operating current	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	I _{CMP} Notes 1, 12, 13	V _{DD} = 5.0 V,	Window mode		12.5		μΑ
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μΑ
		V _{DD} = 5.0 V,	Window mode		8.0		μΑ
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μΑ
LVD operating current	I _{LVD} Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	I _{BGO} Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation			3.10		

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

 The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- Note 11. Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C

3.4 AC Characteristics

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (min-	Tcy	Main system	HS (high-speed main)	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	0.03125		1	μs
imum instruction exe- cution time)		clock (fmain) operation	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
		Subsystem clo	ock (fsub) operation	2.4 V ≤ VDD ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	0.03125		1	μs
		program- ming mode	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
External system clock	fex	2.7 V ≤ V _{DD} ≤	5.5 V		1.0		20.0	MHz
frequency		2.4 V ≤ V _{DD} ≤	2.7 V		1.0		16.0	MHz
	fexs				32		35	kHz
External system clock	texH,	2.7 V ≤ V _{DD} ≤	5.5 V		24			ns
input high-level width,	texL	2.4 V ≤ V _{DD} ≤	2.7 V		30			ns
low-level width	texhs, texhs				13.7			μs
TI00 to TI03, TI10 to TI13 input high-level width, low-level width	ttih, ttil				1/fMCK + 10 Note			ns
Timer RJ input cycle	fc	TRJIO		2.7 V ≤ EVDD0 ≤ 5.5 V	100			ns
				2.4 V ≤ EVDD0 < 2.7 V	300			ns
Timer RJ input high-	tтлін,	TRJIO		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	40			ns
level width, low-level width	ttuil			2.4 V ≤ EVDD0 < 2.7 V	120			ns

Note The following conditions are required for low voltage interface when EVDD0 < VDD $2.4 \text{ V} \le \text{EVDD0} < 2.7 \text{ V}$: MIN. 125 ns

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))


(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)


Items	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтын, tтыl	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIOC1	•	3/fclk			ns
Timer RD forced cutoff signal	ttdsil	P130/INTP0	2MHz < fclk ≤ 32 MHz	1			μs
input low-level width			fclk ≤ 2 MHz	1/fcLK + 1			
Timer RG input high-level width, low-level width	tтgін, tтgіL	TRGIOA, TRGIOB	TRGIOA, TRGIOB				ns
TO00 to TO03,	fто	HS (high-speed main) mode	4.0 V ≤ EVDD0 ≤ 5.5 V			16	MHz
TO10 to TO13,		2.7 V ≤ EVDD0 < 4.0 V				8	MHz
TRJIO0, TRJO0, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB output frequency			2.4 V ≤ EVDD0 < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	4.0 V ≤ EVDD0 ≤ 5.5 V			16	MHz
frequency			2.7 V ≤ EV _{DD0} < 4.0 V			8	MHz
			2.4 V ≤ EV _{DD0} < 2.7 V			4	MHz
Interrupt input high-level	tinth,	INTP0	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1			μs
width, low-level width	tintl	INTP1 to INTP11	2.4 V ≤ EVDD0 ≤ 5.5 V	1			μs
Key interrupt input low-level width	tkr	KR0 to KR7	2.4 V ≤ EVDD0 ≤ 5.5 V	250			ns
RESET low-level width	trsl		•	10			μs

Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)




AC Timing Test Points




External System Clock Timing




TI/TO Timing







TRDIOCO, TRDIOC1, TRDIODO, TRDIOD1,


TRGIOA, TRGIOB









Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
Transfer rate Note 1		2.4 V ≤ EVDD0 ≤ 5.5 V		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \le \text{EV}_{DD0} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$


Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)


16 MHz (2.4 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency

 $(Operation \ clock \ to \ be \ set \ by \ the \ CKSmn \ bit \ of \ serial \ mode \ register \ mn \ (SMRmn). \ m: \ Unit \ number,$

n: Channel number (mn = 00 to 03, 10 to 13))

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol		Conditions		HS (high-speed main) mode	
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	2.7 V ≤ EVDD0 ≤ 5.5 V	250		ns
			2.4 V ≤ EV _{DD0} ≤ 5.5 V	500		ns
SCKp high-/low-level width	tkH1, tkL1 4.0 V ≤ EVDD0 ≤ 5.5 V		tkcy1/2 - 24		ns	
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		tkcy1/2 - 36		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		tkcy1/2 - 76		ns
SIp setup time (to SCKp↑) Note 1	tsık1	4.0 V ≤ EV _{DD0} ≤ 5.5 V		66		ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V		66		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		113		ns
SIp hold time (from SCKp↑) Note 2	tksi1			38		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note	C = 30 pF Note 4		50	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **Note 4.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Cond	ditions	HS (high-speed	main) mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tkcy2	4.0 V ≤ EV _{DD0} ≤ 5.5 V	20 MHz < fmck	16/ƒмск		ns
			fмcк ≤ 20 MHz	12/fмск		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fмcк	16/fмск		ns
			fмcк ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		12/fмск and 1000		ns
SCKp high-/low-level width	tkH2, tkL2	4.0 V ≤ EV _{DD0} ≤ 5.5 V		tkcy2/2 - 14		ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V		tkcy2/2 - 16		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		tkcy2/2 - 36		ns
SIp setup time (to SCKp↑) Note 1	tsık2	2.7 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 40		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 2	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 3	tkso2	C = 30 pF Note 4	2.7 V ≤ EVDD0 ≤ 5.5 V		2/fмск + 66	ns
			2.4 V ≤ EVDD0 ≤ 5.5 V		2/fмск + 113	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))


(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

Parameter	Symbol	Conc	Conditions		d main) mode	Unit
				MIN.	MAX.	
SSI00 setup time	SI00 setup time tssik DA		2.7 V ≤ EV _{DD0} ≤ 5.5 V	240		ns
			2.4 V ≤ EVDD0 ≤ 5.5 V	400		ns
		DAPmn = 1	2.7 V ≤ EVDD0 ≤ 5.5 V	1/fмск + 240		ns
			2.4 V ≤ EVDD0 ≤ 5.5 V	1/fмск + 400		ns
SSI00 hold time	tĸssı	DAPmn = 0	2.7 V ≤ EVDD0 ≤ 5.5 V	1/fмск + 240		ns
			2.4 V ≤ EVDD0 ≤ 5.5 V	1/fмск + 400		ns
	DAPmn = 1		2.7 V ≤ EVDD0 ≤ 5.5 V	240		ns
			2.4 V ≤ EV _{DD0} ≤ 5.5 V	400		ns


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

CSI mode connection diagram (during communication at same potential)




CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))




Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(4) During communication at same potential (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS (high-speed	l main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$		400 Note 1	kHz
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1200		ns
		$2.4V \le EV_{DD0} \le 5.5 V$, $C_b = 100 pF$, $R_b = 3 k\Omega$	4600		ns
Hold time when SCLr = "H"	thigh	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1200		ns
		2.4 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	4600		ns
Data setup time (reception)	tsu: dat	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1/fmck + 220 Note 2		ns
		$2.4V \le EV_{DD0} \le 5.5 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	1/f _{MCK} + 580 Note 2		ns
Data hold time (transmission)	thd: dat	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0	770	ns
		2.4 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	1420	ns


Note 1. The value must also be equal to or less than fMCK/4.

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).


(Remarks are listed on the next page.)

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



 $\textbf{Remark 1.} \ \ R_b[\Omega]: \ Communication \ line \ (SDAr) \ pull-up \ resistance, \ C_b[F]: \ Communication \ line \ (SDAr, SCLr) \ load \ capacitance$

Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 3 to 5, 14), h: POM number (h = 0, 1, 3 to 5, 7, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol		Conditions	HS (high-s	peed main) mode	Unit
				MIN.	MAX.	
Transfer rate		reception	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$		f _{MCK} /12 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		f _{MCK} /12 Note 1	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		2.6	Mbps
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		f _{MCK} /12 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MAX.	
Transfer rate		transmission	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$		Note 1	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 k Ω , V_b = 2.7 V		2.6 Note 2	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		Note 3	bps
		Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 k Ω , V_b = 2.3 V		1.2 Note 4	Mbps	
			$2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		Note 5	bps
1			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V		0.43 Note 6	Mbps

Note 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EVDD0 \leq 5.5 V and 2.7 V \leq Vb \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{ \{ -C_b \times R_b \times ln \ (1 - \frac{2.2}{V_b} \) \} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{ \{ -C_b \times R_b \times \ln (1 - \frac{2.0}{V_b}) \} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- **Note 4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

Note 5. The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer rate

Expression for calculating the transfer rate when 2.4 V \leq EVDD0 < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} }{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} }$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 6. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)




UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- **Remark 1.** $Rb[\Omega]$: Communication line (TxDq) pull-up resistance,
 - Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Co	onditions	HS (high-speed	I main) mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkcY1	tkcy1 ≥ 4/fclk	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	600		ns
			$ 2.7 \text{ V} \leq \text{EVDDO} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega $	1000		ns
			$2.4 \ V \leq EV_{DDO} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	2300		ns
SCKp high-level width	t кн1	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}Ω$		tксү1/2 - 150		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $\text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega$		tксү1/2 - 340		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 3.3 \text{ V},$ $1.6 \text{ V} \le V_b \le 2.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$		tксү1/2 - 916		ns
SCKp low-level width	tKL1	$2.7 \text{ V} \le V_b \le 4.0 \text{ V},$	$4.0 \text{ V} \le \text{EVDD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}Ω$			ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$		tkcy1/2 - 36		ns
		$2.4 \text{ V} \le \text{EVddo} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$		tксү1/2 - 100		ns

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/3)

Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↑) Note	tsıĸ1	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $	162		ns
		$\begin{aligned} 2.7 & \ V \le EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \le V_b \le 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$	354		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$	958		ns
SIp hold time (from SCKp↑) Note	tksıı	$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, \text{Rb} = 1.4 \text{ k}\Omega $	38		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	38		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega$	38		ns
Delay time from SCKp↓ to SOp output Note	tkso1	$4.0 \text{ V} \le \text{EV}_{\text{DDO}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega$		200	ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$		390	ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note}	tsıĸ1	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $	88		ns
		$\begin{aligned} 2.7 & \ V \le EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \le V_b \le 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$	88		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$	220		ns
SIp hold time (from SCKp↓) Note	tksıı	$ 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 1.4 \text{ k}\Omega $	38		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	38		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega$	38		ns
Delay time from SCKp↑ to SOp output Note	tkso1	$4.0 \text{ V} \le \text{EV}_{\text{DDO}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega$		50	ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$		50	ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$		50	ns


Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


(3/3)

CSI mode connection diagram (during communication at different potential




- **Remark 5.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 6.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 7. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 8. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)


Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	4.0 V ≤ EVDD0 ≤ 5.5 V,	24 MHz < fmck	28/fмск		ns
		$2.7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V}$	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
			8 MHz < fмcк ≤ 20 MHz	20/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$	24 MHz < fmck	40/fмck		ns
		$2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
			16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EVdd0} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V}$	24 MHz < fmck	96/fмск		ns
			20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
			16 MHz < fмcк ≤ 20 MHz	64/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level	tkH2, tkL2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$		tkcy2/2 - 24		ns
width		$2.7 \text{ V} \le \text{EV}_{DD0} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$		tkcy2/2 - 36		ns
		$2.4 \text{ V} \le \text{EV}_{DD0} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$		tkcy2/2 - 100		ns
SIp setup time	tsik2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.	7 V ≤ V _b ≤ 4.0 V	1/fмск + 40		ns
(to SCKp↑) Note 2		2.7 V ≤ EV _{DD0} < 4.0 V, 2.	3 V ≤ V _b ≤ 2.7 V	1/fмск + 40		ns
		$2.4~V \le EV_{DD0} < 3.3~V,~1.6~V \le V_b \le 2.0~V$		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 4	tkso2	$4.0~V \leq EV_{DD0} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$			2/fмск + 240	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2.$ $C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	$3~V \leq V_b \leq 2.7~V,$		2/fмск + 428	ns
		2.4 V \leq EV _{DD0} $<$ 3.3 V, 1. C _b = 30 pF, Rv = 5.5 kΩ	$6~V \le V_b \le 2.0~V,$		2/fмск + 1146	ns

(Notes, Caution, and Remarks are listed on the next page.)

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


CSI mode connection diagram (during communication at different potential)




- Remark 1. R_b[Ω]: Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	ed main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		400 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{split}$		400 Note 1	kHz
		$\begin{aligned} 4.0 & \text{V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 & \text{V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 2.8 \text{ k}\Omega \end{aligned}$		100 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		100 Note 1	kHz
		$\begin{array}{l} 2.4 \; V \leq EV_{DDO} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	1200		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	1200		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	4600		ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	4600		ns
		$2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 5.5 \text{ k}\Omega$	4650		ns
Hold time when SCLr = "H"	thigh	$\begin{array}{l} 4.0 \; V \leq EV_{DDO} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	500		ns
		$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF, Rb} = 2.8 \text{ k}\Omega \end{aligned}$	2700		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	2400		ns
		$\begin{array}{c} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed m	Unit	
			MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} = 50 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	1/fmck + 340 Note 2		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	1/fmck + 340 Note 2		ns
		$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} &= 100 \text{ pF}, \text{ Rb} = 2.8 \text{ k}\Omega \end{aligned}$	1/fmck + 760 Note 2		ns
		$\begin{aligned} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF, Rb} = 2.7 \text{ k}\Omega \end{aligned}$	1/fmck + 760 Note 2		ns
		$\begin{aligned} 2.4 & \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF, Rb} = 5.5 \text{ k}\Omega \end{aligned}$	1/fmck + 570 Note 2		ns
Data hold time (transmission)	thd:dat	$ 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} = 50 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	0	770	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	0	770	ns
		$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} &= 100 \text{ pF}, \text{ R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned}$	0	1420	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	0	1420	ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega$	0	1215	ns


Note 1. The value must also be equal to or less than fmck/4.

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Remark 1. $Rb[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 30, 31), g: PIM, POM number (g = 0, 1, 3 to 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0, 2), mn = 00, 01, 02, 10, 12, 13)

3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode			node	Unit
			Standar	d mode	Fast	mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fcLk ≥ 3.5 MHz	_	_	0	400	kHz
		Standard mode: fcLκ ≥ 1 MHz	0	100	_	_	kHz
Setup time of restart condition	tsu: sta		4.7		0.6		μs
Hold time Note 1	thd: STA		4.0		0.6		μs
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μs
Hold time when SCLA0 = "H"	thigh		4.0		0.6		μs
Data setup time (reception)	tsu: dat		250		100		ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu: sto		4.0		0.6		μs
Bus-free time	tBUF		4.7		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0, 1

3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = VSS	Reference voltage (+) = V _{BGR} Reference voltage (-)= AV _{REFM}
ANI0 to ANI14	Refer to 3.6.1 (1).	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).
ANI16 to ANI20	Refer to 3.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 3.6.1 (1) .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AV _{REFP} = V _{DD} Note 3	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI2 to ANI14	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output volt- age (HS (high-speed main) mode)	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
			$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	3.5625		39	μs
			$2.4~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±1.5	LSB
Analog input voltage	Vain	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 4			V
		Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)		V _{TMPS25} Note 4			V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When AVREFP \leq VDD, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±5.0	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	3.1875		39	μs
			2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±0.35	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±0.35	%FSR
Integral linearity error Note 1	ILE	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±3.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±2.0	LSB
Analog input voltage	Vain	ANI16 to ANI20		0		AVREFP and EVDD0	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. When $AV_{REFP} < EV_{DD0} \le V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when AVREFP = VDD.

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	3.1875		39	μs
		1	2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
		10-bit resolution	$3.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	2.375		39	μs
		Target pin: internal reference voltage, and temperature sensor output voltage	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	3.5625		39	μs
		(HS (high-speed main) mode)	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Analog input voltage	Vain	ANI0 to ANI14	-	0		VDD	V
		ANI16 to ANI20				EV _{DD0}	٧
	•	Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 3			V
		Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)			V _{TMPS25} Note 3		

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD = EVDD1 \leq VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	RES		8			bit	
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		V _{BGR} Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, Ta = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

3.6.3 D/A converter characteristics

(TA = -40 to +105°C, 2.4 V \leq EVsso = EVss1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Со	MIN.	TYP.	MAX.	Unit	
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 MΩ	2.4 V ≤ VDD ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ	2.4 V ≤ VDD ≤ 5.5 V			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$			3	μs
			2.4 V ≤ V _{DD} < 2.7 V			6	μs

3.6.4 Comparator

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Col	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		EV _{DD0} - 1.4	V
	Ivcmp			-0.3		EV _{DD0} + 0.3	V
Output delay	output delay td V _{DD} = 3.0 V Input slew rate > 50 mV/μs		Comparator high-speed mode, standard mode			1.2	μs
	Comparator high-speed mode, window mode			2.0	μs		
	Comparator low-speed mode, standard mode		3.0	5.0	μs		
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 VDD		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode	e, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{ HS (h}$	nigh-speed main) mode	1.38	1.45	1.50	V


Note Not usable in sub-clock operation or STOP mode.

3.6.5 POR circuit characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, Vss = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.45	1.51	1.57	V
	VPDR	Voltage threshold on VDD falling Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	Tpw		300			μs

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



3.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Pa	rameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Voltage detection	Supply voltage level	VLVD0	Rising edge	3.90	4.06	4.22	V
threshold			Falling edge	3.83	3.98	4.13	V
		VLVD1	Rising edge	3.60	3.75	3.90	V
			Falling edge	3.53	3.67	3.81	V
		VLVD2	Rising edge	3.01	3.13	3.25	V
			Falling edge	2.94	3.06	3.18	V
		VLVD3	Rising edge	2.90	3.02	3.14	V
			Falling edge	2.85	2.96	3.07	V
		VLVD4	Rising edge	2.81	2.92	3.03	V
			Falling edge	2.75	2.86	2.97	V
		VLVD5	Rising edge	2.70	2.81	2.92	V
			Falling edge	2.64	2.75	2.86	V
		VLVD6	Rising edge	2.61	2.71	2.81	V
			Falling edge	2.55	2.65	2.75	V
		VLVD7	Rising edge	2.51	2.61	2.71	V
			Falling edge	2.45	2.55	2.65	V
Minimum pulse wid	ith	tLW		300			μs
Detection delay tim	ne					300	μs

(2) Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
Voltage detection	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1, fa	Illing reset voltage	2.64	2.75	2.86	V
threshold	VLVDD1	LVIS1, LVIS0 = 1, 0	2.81	2.92	3.03	V	
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	٧
			Falling interrupt voltage	3.83	3.98	4.13	V

3.6.7 Power supply voltage rising slope characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.

3.7 RAM Data Retention Characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, Vss = 0V)$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 Note		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



3.8 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	2.4 V ≤ VDD ≤ 5.5 V	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years T _A = 85°C Note 4	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C Note 4	100,000			
		Retained for 20 years TA = 85°C Note 4	10,000			

- Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
- Note 2. When using flash memory programmer and Renesas Electronics self-programming library
- **Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- **Note 4.** This temperature is the average value at which data are retained.

3.9 Dedicated Flash Memory Programmer Communication (UART)


(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

3.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thD	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.


tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)


4. PACKAGE DRAWINGS


4.1 30-pin products

R5F104AAASP, R5F104ACASP, R5F104ADASP, R5F104AEASP, R5F104AFASP, R5F104AGASP R5F104AADSP, R5F104ACDSP, R5F104ADDSP, R5F104AEDSP, R5F104AFDSP, R5F104AGGSP, R5F104ACGSP, R5F104

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18








NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.




Α	9.85±0.15
В	0.45 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
E	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
ı	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
M	0.13
N	0.10
Р	3°+5°
Т	0.25
U	0.6±0.15


 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.


4.2 32-pin products


R5F104BAANA, R5F104BCANA, R5F104BDANA, R5F104BEANA, R5F104BFANA, R5F104BGANA R5F104BADNA, R5F104BCDNA, R5F104BDNA, R5F104BEDNA, R5F104BFDNA, R5F104BGDNA R5F104BAGNA, R5F104BCGNA, R5F104BDGNA, R5F104BEGNA, R5F104BGNA, R5F104BGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-4	0.06










Referance	Dimension in Millimeters					
Symbol	Min	Nom	Max			
D	4.95	5.00	5.05			
Е	4.95	5.00	5.05			
Α	0.70	0.75	0.80			
b	0.18	0.25	0.30			
е	_	0.50	_			
Lp	0.30	0.40	0.50			
х			0.05			
у		_	0.05			


ITEM			D2			E2	
		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	Α	3.45	3.50	3.55	3.45	3.50	3.55


© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104BAAFP, R5F104BCAFP, R5F104BDAFP, R5F104BEAFP, R5F104BFAFP, R5F104BGAFP R5F104BADFP, R5F104BCDFP, R5F104BDDFP, R5F104BEDFP, R5F104BFGFP, R5F104BGGFP R5F104BGFP, R5F104BG

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2







(UNIT:mm)

	(01411.111111)
ITEM	DIMENSIONS
D	7.00±0.10
Е	7.00±0.10
HD	9.00±0.20
HE	9.00±0.20
Α	1.70 MAX.
A1	0.10±0.10
A2	1.40
b	$0.37{\pm}0.05$
С	0.145±0.055
L	0.50±0.20
θ	0° to 8°
е	0.80
×	0.20
у	0.10

NOTE


- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.


© 2012 Renesas Electronics Corporation. All rights reserved.

4.3 36-pin products

R5F104CAALA, R5F104CCALA, R5F104CDALA, R5F104CEALA, R5F104CFALA, R5F104CGALA R5F104CAGLA, R5F104CCGLA, R5F104CDGLA, R5F104CEGLA, R5F104CFGLA, R5F104CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023





© 2012 Renesas Electronics Corporation. All rights reserved.


4.4 40-pin products


R5F104EAANA, R5F104ECANA, R5F104EDANA, R5F104EEANA, R5F104EFANA, R5F104EGANA, R5F104EHANA


R5F104EADNA, R5F104ECDNA, R5F104EDNA, R5F104EEDNA, R5F104EFDNA, R5F104EGDNA, R5F104EHDNA


R5F104EAGNA, R5F104ECGNA, R5F104EDGNA, R5F104EEGNA, R5F104EFGNA, R5F104EGGNA, R5F104EHGNA


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-4	0.09











ITEM			D2			E2	
112101		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	Α	4.45	4.50	4.55	4.45	4.50	4.55

©2012 Renesas Electronics Corporation. All rights reserved.


4.5 44-pin products

R5F104FAAFP, R5F104FCAFP, R5F104FDAFP, R5F104FEAFP, R5F104FFAFP, R5F104FJAFP


R5F104FADFP, R5F104FCDFP, R5F104FDDFP, R5F104FEDFP, R5F104FFDFP, R5F104FFDFP, R5F104FDFP, R5F104FP, R5F104FP, R5F104FP, R5F104

R5F104FAGFP, R5F104FCGFP, R5F104FDGFP, R5F104FEGFP, R5F104FFGFP, R5F104FGGFP, R5F104FHGFP, R5F104FJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



detail of lead end



(UNIT:mm)

ITEM DIMENSIONS

D 10.00±0.20

E 10.00±0.20

HD	12.00±0.20
HE	12.00±0.20
Α	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25

b	$0.37^{+0.08}_{-0.07}$
С	$0.145^{+0.05}_{-0.04}$

С	0.145 -0.04
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	3°+5° -3°
е	0.80

е	0.80	
х	0.20	
у	0.10	
ZD	1.00	

1.00

ZE

NOTE
Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

y S

© 2012 Renesas Electronics Corporation. All rights reserved.

S



Α1


4.6 48-pin products

R5F104GAAFB, R5F104GCAFB, R5F104GDAFB, R5F104GEAFB, R5F104GFAFB, R5F104GAFB, R5F104GHAFB, R5F104GJAFB


R5F104GADFB, R5F104GCDFB, R5F104GDDFB, R5F104GEDFB, R5F104GFDFB, R5F104GDFB, R5F104GHDFB, R5F104GJDFB

R5F104GAGFB, R5F104GCGFB, R5F104GDGFB, R5F104GEGFB, R5F104GFGFB, R5F104GHGFB, R5F10

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



R5F104GKAFB, R5F104GLAFB R5F104GKGFB, R5F104GLGFB



R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA,

R5F104GHANA, R5F104GJANA

R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA,

R5F104GHDNA, R5F104GJDNA


R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,


R5F104GHGNA, R5F104GJGNA


R5F104GKANA, R5F104GLANA


R5F104GKGNA, R5F104GLGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-5	0.13









Referance	Dimension in Millimeters				
Symbol	Min	Nom	Max		
D	6.95	7.00	7.05		
E	6.95	7.00	7.05		
Α	0.70	0.75	0.80		
b	0.18	0.25	0.30		
е		0.50			
Lp	0.30	0.40	0.50		
х			0.05		
у			0.05		


ITFM			D2 E2				
		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	Α	5.45	5.50	5.55	5.45	5.50	5.55

©2012 Renesas Electronics Corporation. All rights reserved.

4.7 52-pin products

R5F104JCAFA, R5F104JDAFA, R5F104JEAFA, R5F104JFAFA, R5F104JGAFA, R5F104JHAFA, R5F104JJAFA R5F104JCDFA, R5F104JDDFA, R5F104JEDFA, R5F104JFDFA, R5F104JGDFA, R5F104JDFA R5F104JCGFA, R5F104JDGFA, R5F104JEGFA, R5F104JFGFA, R5F104JGGFA, R5F104JHGFA, R5F104JJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3





	(UNIT:mm)
ITEM	DIMENSIONS
D	10.00±0.10
E	10.00±0.10
HD	12.00±0.20
HE	12.00±0.20
A	1.70 MAX.
A1	0.10±0.05
A2	1.40
b	0.32±0.05
С	0.145±0.055
L	0.50±0.15
θ	0° to 8°
е	0.65
х	0.13
у	0.10

© 2012 Renesas Electronics Corporation. All rights reserved.

4.8 64-pin products


R5F104LCAFA, R5F104LDAFA, R5F104LEAFA, R5F104LFAFA, R5F104LGAFA, R5F104LHAFA, R5F104LJAFA R5F104LCDFA, R5F104LDDFA, R5F104LEDFA, R5F104LFDFA, R5F104LGGFA, R5F104LHDFA, R5F104LJDFA R5F104LCGFA, R5F104LDGFA, R5F104LEGFA, R5F104LFGFA, R5F104LGGFA, R5F104LHGFA, R5F104LJGFA R5F104LKAFA, R5F104LLAFA R5F104LKGFA, R5F104LLGFA





© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104LKAFB, R5F104LLAFB R5F104LKGFB, R5F104LLGFB



R5F104LCAFB, R5F104LDAFB, R5F104LEAFB, R5F104LFAFB, R5F104LGAFB, R5F104LHAFB, R5F104LJAFB

R5F104LCDFB, R5F104LDDFB, R5F104LEDFB, R5F104LFDFB, R5F104LGDFB, R5F104LHDFB, R5F104LJDFB

R5F104LCGFB, R5F104LDGFB, R5F104LEGFB, R5F104LFGFB, R5F104LGGFB, R5F104LHGFB, R5F104LJGFB

[JEITA Package Code	RENESAS Code	Previous Code	е	MASS	S (TYP.)	[g]
Ī	P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEL	J-2		0.35	
	HD————————————————————————————————————	33 32	+			etail of	(UNIT:mm)
	64	17	$\Rightarrow \mid \mid \mid$		-	ITEM D	10.00±0.20
	1	16			-	E	10.00±0.20
	 		<u> </u>		-	HD	12.00±0.20
ZE			↓		-	HE	12.00±0.20
Z L			<u> </u>		-	Α	1.60 MAX.
	-ZD	→ e			_	A1	0.10±0.05
					-	A2	1.40±0.05
		x M S			-	A3	0.25
				Α	-	b	0.22±0.05
			A2 ¬		_	С	0.145 ^{+0.055} -0.045
			•		_	L	0.50
_	/					Lp	0.60±0.15
Γ	$\overline{}$		\		S -	L1	1.00±0.20
						θ	3°+5° -3°
	□ y S		A1 [_]		_	е	0.50
						Х	0.08

©2012 Renesas Electronics Corporation. All rights reserved.

0.08

1.25

1.25

ZD

ZE

NOTE


Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

ZE

RL78/G14 4. PACKAGE DRAWINGS

R5F104LCALA, R5F104LDALA, R5F104LEALA, R5F104LFALA, R5F104LGALA, R5F104LHALA, R5F104LJALA R5F104LKALA, R5F104LLALA


R5F104LCGLA,R5F104LDGLA, R5F104LEGLA, R5F104LFGLA, R5F104LGGLA, R5F104LHGLA, R5F104LHGLA, R5F104LLGLA




 $\ensuremath{\mathbb{O}}$ 2011 Renesas Electronics Corporation. All rights reserved.

R5F104LCAFP, R5F104LDAFP, R5F104LEAFP, R5F104LFAFP, R5F104LGAFP, R5F104LHAFP, R5F104LJAFP R5F104LCDFP, R5F104LDDFP, R5F104LEDFP, R5F104LFDFP, R5F104LGGFP, R5F104LHDFP, R5F104LJGFP R5F104LCGFP, R5F104LDGFP, R5F104LEGFP, R5F104LFGFP, R5F104LGGFP, R5F104LHGFP, R5F104LJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-14x14-0.80	PLQP0064GA-A	P64GC-80-GBW-1	0.7



detail of lead end



(UNIT:mm)

(01411.111111)
DIMENSIONS
14.00±0.10
14.00±0.10
16.00±0.20
16.00±0.20
1.70 MAX.
0.10 ± 0.10
1.40
$0.37^{+0.08}_{-0.05}$
$0.125^{+0.05}_{-0.02}$
$0.50 {\pm} 0.20$
0° to 8°
0.80
0.20
0.10


- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

4.9 80-pin products

R5F104MFAFB, R5F104MGAFB, R5F104MHAFB, R5F104MJAFB R5F104MFDFB, R5F104MGDFB, R5F104MHDFB, R5F104MJDFB R5F104MFGFB, R5F104MGGFB, R5F104MHGFB, R5F104MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53




NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.


©2012 Renesas Electronics Corporation. All rights reserved.


R5F104MKAFB, R5F104MLAFB R5F104MKGFB, R5F104MLGFB



R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69






АЗ **c** -

© 2012 Renesas Electronics Corporation. All rights reserved.

4.10 100-pin products


R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



©2012 Renesas Electronics Corporation. All rights reserved.

R5F104PKAFB, R5F104PLAFB R5F104PKGFB, R5F104PLGFB




АЗ


-Lp

R5F104PFAFA, R5F104PGAFA, R5F104PHAFA, R5F104PJAFA R5F104PFDFA, R5F104PGDFA, R5F104PHDFA, R5F104PJDFA R5F104PFGFA, R5F104PGGFA, R5F104PHGFA, R5F104PJGFA R5F104PKAFA, R5F104PLAFA R5F104PKGFA, R5F104PLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP100-14x20-0.65	PLQP0100JC-A	P100GF-65-GBN-1	0.92



У



©2012 Renesas Electronics Corporation. All rights reserved.

A1-

RF\	/ISI	NO	HIST	TORY
111	/ IOI	OI V	1110	

RL78/G14 Datasheet

Rev.	Date	Description		
Rev.	Date	Page	Summary	
0.01	Feb 10, 2011	_	First Edition issued	
0.02	May 01, 2011	1 to 2	1.1 Features revised	
		3	1.2 Ordering Information revised	
		4 to 13	1.3 Pin Configuration (Top View) revised	
		14	1.4 Pin Identification revised	
		15 to 17	1.5.1 30-pin products to 1.5.3 36-pin products revised	
		23 to 26	1.6 Outline of Functions revised	
0.03	Jul 28, 2011	1	1.1 Features revised	
1.00	Feb 21, 2012	1 to 40	1. OUTLINE revised	
		41 to 97	2. ELECTRICAL SPECIFICATIONS added	
2.00	Oct 25, 2013	1	Modification of 1.1 Features	
		3 to 8	Modification of 1.2 Ordering Information	
		9 to 22	Modification of package type in 1.3 Pin Configuration (Top View)	
		34 to 43	Modification of description of subsystem clock in 1.6 Outline of Functions	
		34 to 43	Modification of description of timer output in 1.6 Outline of Functions	
		34 to 43	Modification of error of data transfer controller in 1.6 Outline of Functions	
		34 to 43	Modification of error of event link controller in 1.6 Outline of Functions	
		45, 46	Modification of description of Tables in 2.1 Absolute Maximum Ratings	
		47	Modification of Tables, notes, cautions, and remarks in 2.2 Oscillator Characteristics	
		48	Modification of error of conditions of high level input voltage in 2.3.1 Pin characteristics	
		49	Modification of error of conditions of low level output voltage in 2.3.1 Pin characteristics	
		53 to 62	Modification of Notes and Remarks in 2.3.2 Supply current characteristics	
		65, 66	Addition of Minimum Instruction Execution Time during Main System Clock Operation	
		67 to 69	Addition of AC Timing Test Points	
		70 to 97	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit	
		98 to 101	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA	
		102 to 105	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics	
		107	Addition of characteristic in 2.6.4 Comparator	
		107	Deletion of detection delay in 2.6.5 POR circuit characteristics	
		109	Modification of 2.6.7 Power supply voltage rising slope characteristics	
		110	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	
		110	Addition of characteristic in 2.8 Flash Memory Programming Characteristics	
		111	Addition of description in 2.10 Timing for Switching Flash Memory Programming Modes	

REVISION	LICTODY
KEVISION	HISTORT

RL78/G14 Datasheet

	Description		
Date	Page Summary		
Oct 25, 2013	112 to 169	Addition of CHAPTER 3 ELECTRICAL SPECIFICATIONS	
	171 to 187	to 187 Modification of 4.1 30-pin products to 4.10 100-pin products	
Feb 07, 2014	All	Addition of products with maximum 512 KB flash ROM and 48 KB RAM	
	1	Modification of 1.1 Features	
	2	Modification of ROM, RAM capacities and addition of note 3	
	3	Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14	
	6 to 8	Addition of part number	
	15, 16	Modification of 1.3.6 48-pin products	
	17	Modification of 1.3.7 52-pin products	
	18, 19	Modification of 1.3.8 64-pin products	
	20	Modification of 1.3.9 80-pin products	
	21, 22	Modification of 1.3.10 100-pin products	
	35, 37, 39, 41, 43, 45, 47	Modification of operating ambient temperature in 1.6 Outline of Functions	
	42, 43	Addition of table of 48-pin, 52-pin, 64-pin products (code flash memory 384 KB to 512 KB)	
	46, 47	Addition of table of 80-pin, 100-pin products (code flash memory 384 KB to 512 KB)	
	65 to 68	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products	
	118	Modification of 2.7 Data Memory Retention Characteristics	
	137 to 140	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products	
	180	Modification of 3.7 Data Memory Retention Characteristics	
	189, 190	Addition and modification of 4.6 48-pin products	
	191	Modification of 4.7 52-pin products	
	193 to 195	Addition and modification of 4.8 64-pin products	
	198, 199	Addition and modification of 4.9 80-pin products	
	201, 202	Addition and modification of 4.10 100-pin products	
Jan 05, 2015	p.2	Deletion of R5F104JK and R5F104JL from the list of ROM and RAM capacities and modification of note	
	p.6	Deletion of ordering part numbers of R5F104JK and R5F104JL from 52-pin plastic LQFP package in 1.2 Ordering Information	
	p.6 to 8	Deletion of note 2 in 1.2 Ordering Information	
	p.17	Deletion of note 2 in 1.3.7 52-pin products	
	p.36, 39, 42, 45, 48, 50, 52	Modification of description in 1.6 Outline of Functions	
	p.46, 48	Deletion of description of 52-pin in 1.6 Outline of Functions	
	p.47	Modification of note of 1.6 Outline of Functions	
	p.62, 64, 66, 68, 70, 72	Modification of specifications in 2.3.2 Supply current characteristics	
	Feb 07, 2014	Oct 25, 2013 112 to 169 171 to 187 Feb 07, 2014 All 1 2 3 6 to 8 15, 16 17 18, 19 20 21, 22 35, 37, 39, 41, 43, 45, 47 42, 43 46, 47 65 to 68 118 137 to 140 180 189, 190 191 193 to 195 198, 199 201, 202 Jan 05, 2015 p.2 p.6 p.6 to 8 p.17 p.36, 39, 42, 45, 48, 50, 52 p.46, 48 p.47 p.62, 64, 66, 68, 70,	

REVISION HISTORY	RL78/G14 Datasheet
------------------	--------------------

Rev.	Date	Description		
Nev.	Page	Page	Summary	
3.20	Jan 05, 2015	p.135, 137, 139, 141, 143, 145	Modification of specifications in 3.3.2 Supply current characteristics	
		p.197	Modification of part number in 4.7 52-pin products	
3.30	Aug 12, 2016	p.143, 145	Addition of maximum values in (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products of 3.3.2 Supply current characteristics	

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141