

SystemVerilog Assertions Workshop

Lab Guide

50-I-053-SLG-011 2019.06

Synopsys Customer Education Services 690 E. Middlefield Road Mountain View, California 94043

Workshop Registration: https://training.synopsys.com

Copyright Notice and Proprietary Information

© 2019 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html
All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

Document Order Number: 50-I-053-SLG-011 SystemVerilog Assertions Workshop Lab Guide 1

Implement Immediate and Concurrent Assertions

Learning Objectives

After completing this lab, you should be able to:

- Write an immediate assertion in your test program
- Write a concurrent assertion
- Compile and simulate the DUT with assertions
- Debug assertions with Discovery Verification Environment (DVE) and Verdi



Getting Started

Once logged in, you will see four directories: rtl_lib, rtl, labs and solutions.




Figure 1. Lab Directory Structure

In PartA of this lab, you will implement immediate assertions in Part A and in Part B you will implement concurrent assertions.





Figure 2. Lab Testbench Structure

Overview

This lab takes you through the process of developing, compiling, simulating and debugging assertions in your testbench.



Lab 1 Flow Diagram

Answers & Solutions

Each lab contains answers to all questions and results or solutions.

You are encouraged to verify your results by checking the <u>Answers/Solutions</u> section at the **end of each lab**.

Part A: Write Immediate Assertions

For this lab, you will continue to use the same DUT and the same testbench that was developed in the SVTB workshop.

Task 1. Go into Lab1 Working Directory

- 1. Login to workstation if needed (use login/password provided by instructor)
- 2. CD into lab1 directory.

```
> cd labs/lab1
```

The content of the directory is from lab3 of the SVTB workshop.

Task 2. Add Immediate Assertion to Testbench

Within testbenches there are two distinct functional verifications that take place: correctness of data processing and correctness of protocol execution. Correctness of data processing is typically verified in a Scoreboard that accesses a reference model for validity check. Correctness of protocol execution is typically verified within a bus monitor that directly monitors the activities of the physical wires of the DUT.

Assertion in testbenches are usually embedded in bus monitors. In this test get_payload() method is the bus monitor. You will experiment with immediate assertions here.

1. Open test.sv file in an editor.

Note: The skeleton files in the labs have comments as markers, indicated by a "ToDo" to guide you through the lab steps.

- 2. In task get_payload(), add immediate assert statements to print error statements if the dout signal from the DUT contains unknowns.
- **3.** Make sure you label this assertion.
- **4.** When finished, your code should look like:

5. Save and close the file.

Compile and Simulate Task 3.

When compling and simulating with immediate assertions, no additional compile or run-time switch is required.

1. Compile and simulate the testbench.

> make

There should be no errors. Simulation should stop after 2,000 packets.

2. Compile and simulate a known bad DUT.

Offending '(!\$isunknown(rtr io.cb.dout[da]))'

> make bad

Message printed You should see many error messages similar to the one below. by user \$error system call [ERROR]:6944050.0ns (router test top.t.get payload.payload.get byte.valid.Unknown dout) X in port 8 "./test.sv", 90: router test top.t.get payload.payload.unnamed\$\$ 0.get byte.valid.Unknown dout: started at 6944150000ps failed at 6944150000ps Default Message

> The immediate assertion caught all occurances of the **dout** signal containing X as the signal value.

However, the assertion failure did not stop simulation. If you wanted to stop simulation, you need to call the \$fatal() system task. You will do this in Part B.

Continue on to Part B to experiment with concurrent assertions.

printed by \$error

Part B: Write Concurrent Assertions


Concurrent assertions are typically embedded in-line within RTL code or coded in a separate module then bound to the RTL code.

In this lab, you will embed the concurrent assertions in-line within the RTL code. One convenient place to do this is within the interface block.

Task 1. Write a Simple Concurrent Assertion

1. Open router io.sv file in an editor.

One of the specifications of the DUT is that the control signal router.frame_n must stay high for at least 15 clock cycles after the router.reset_n signal returns back to high.



- 2. Implement this reset protocol requirement with a concurrent assertion statement.
- **3.** Add a failure action block with a **fatal** severity.
- **4.** When finished, your code may look like the following:

5. Save and close the file.

Task 2. Compile and Simulate

1. Compile and run the simulation with the following command:

```
> vcs -sverilog -debug_access+all -R -f files
```

Simulation should run successfully and end after 2,000 packets. The – debug_access+all option dumps waveform data for DVE and Verdi. There are two entries for Verdi dumping in the module router test top:

```
$fsdbDumpvars;
$fsdbDumpSVA;
```

Task 3. Create a Violation of the Assertion

To see that the assertion can actually catch an error, create a violation of the assertion.

- 1. Open test.sv file in an editor.
- 2. Locate the reset () routine.
- 3. Reduce the time advancement statement (last statement of the routine) from 15 to 14.

```
repeat(15) @(rtr_io.cb);
```

Change To:

```
repeat(14) @(rtr_io.cb);
```

4. Recompile, run the simulation, and capture the results for DVE or Verdi debugging of assertions (using additional options shown in italics):

```
> setenv FSDB_SVA_SUCCESS 1
> vcs -sverilog -debug_access+all -f files -assert dve \
-assert enable_diag -kdb -lca
> ./simv -l simv.log +fsdb+functions
```

By default, Verdi suppresses recording and display of assertion successes for performance reasons. Set environment variable FSDB_SVA_SUCCESS to 1 to enable verdi to record and display assertion successes. Failures are always displayed.

The **+fsdb+functions** runtime option records assertions inside functions and necessary, since our assertion is inside a SystemVerilog function.


5. You should see the following failure reported:

```
"./router_io.sv", 11: router_test_top.top_io.reset: started at 250000ps failed at 1650000ps
Fatal: "./router_io.sv", 11: router_test_top.top_io.reset: at time 1650000 ps [FATAL]: 1650.0ns (router_test_top.top_io.reset) reset violation!!!
$finish called from file "./router_io.sv", line 11.
$finish at simulation time 1650.0ns
```

Task 4. Graphical Debugging: Invoke DVE

- 1. If you wish to use Verdi, skip to Task 6.
- **2.** Open the Discovery and Visualization Environment (DVE).
 - > dve -vpd vcdplus.vpd &


The following dve **TopLevel** window will open. From this window, you can access all elements of RTL and Testbench. By default, you do not see assertions.




Task 5. View Assertions in TopLevel Window


1. To view assertions in the TopLevel window, try the following menu sequence:

Window -> Panes -> Assertion



The Assertions window will open above Console window.






2. Expand the assertion by clicking on \mathcal{F} to see report list of success and failures.

3. To view the assertions in a Waveform window, double click on the Failure.

The Waveform window will open displaying the assertion. In the Waveform window use the $\dot{\boxplus}$ (or $\dot{\boxminus}$) before the assertion name to expand (or collapse) to view(hide) the components of the assertion.




Task 6. Graphical Debugging: Invoke Verdi

- 1. If you chose to use DVE in step 4, skip to step 8.
- **2.** Invoke Verdi.


> verdi -ssf novas.fsdb -undockWin -workMode assertionDebug &

The following Verdi nTraceMain window will open. From this window, you can access all elements of RTL and Testbench. The command above also opened the Assertion debugging window for you. A Waveform nWave window will also open.



Task 7. View Assertions


1. Select the Property Statistics tab and expand the reset property. You will see a novas.fsdb entry.




2. Double-click the novas.fsdb folder icon.




3. Expand the assertion by clicking on <u>□</u> to see report list of success and failures.



4. To view the assertions in a Waveform window, drag Failure F1 using Middle Mouse Button (MMB) into the open nWave (Waveform) Window and expand the reset waveform by double clicking on the name in the nWave window. Select the 20 zoom button on the nWave window.



Note the Analyzer at the bottom of the nTraceMain window. This can be used to see the sequence that caused the failure. You can select any property failure or success in the list above (e.g. F1 above) and use the button to display in the Analyzer. The Analyzer works only for properties, not immediate assertions.



Task 8. Remove the Injected Error

- 1. Open the test.sv file with an editor.
- 2. In the **reset** () routine, remove the error:

Change from:

```
repeat(14) @(rtr_io.cb);

Back to:


repeat(15) @(rtr_io.cb);
```


3. Recompile, run the simulation, capturing the results in log file and enable DVE/Verdi debugging of assertions:

```
> make
```

4. At the completion of simulation, go back to the DVE Waveform window and select <u>File -> Reload Databases</u> (or <u>File -> Reload</u> in Verdi nWave).

You should now see a success for the reset assertion.





The Analyzer in Verdi will also clear since the result has changed. You can also analyze successes if you wish.

Task 9. View Assertion Errors

The immediate assertions can also be viewed in DVE or Verdi.


1. Recompile, run the simulation, capturing the results in log file and enable dve debugging of assertions but with a bad DUT:

> make bad

2. Go to Task 12 if using Verdi. At the completion of simulation, go to the TopLevel window and refresh the simulation results with: File -> Reload Databases

Assertions can also be accessed via the data hierarchy.

3. An alternate way of accessing the embedded assertion is to click on the Data tab. Then click on the instance you want to view (in this case test)




You should see all variables of test, including the assertions.

- 4. There are two ways to add the assertions to the existing Waveform window:
 - Double clicking on the assertion in the Assertion pane
 - Highlight the assertion in the Data pane, click on right button of the mouse and select

Add To Waves followed by Add To Wave. 1(number may differ)

Execute one of these to add the immediate assertion to the Waveform window.

Task 10. Searching for Assertion Results (DVE)




Note:

The white **clk_event** arrows tell you where the assertions were fired. Successes and failures of assertions are denoted by the green and red arrows respectively.

- 1. To find points of failure click on the search criteria field and select Failure.
- 2. Click on the search direction button to bring you to the point of failure for the highlighted assertion.
- 3. Place your cursor over a specific failure (or success) in the waveform window.

You will see a box showing the starting and ending times of the success and failure assertions. In complex sequences, more than one assertion may end at the same simulation time.



Task 11. Tracing Assertions Back to Source Code (DVE)

You can also trace assertion failures(or successes) in the source code window.

- 1. To do this, go back to the TopLevel Window.
- 2. In the Assertion Pane, expand the assertions to show all failures (or successes).
- 3. Double click on the failure (or success) that you want to trace.


This will set both the Source Code Window and the Waveform Window to show the point of failure (or success). You can then start the debugging process.

Note: This feature has not yet been implemented for assertions in

a Testbench (program construct).

Task 12. Searching for Assertion Results (Verdi)

1. Go to the nWave window and refresh the simulation results with: File -> Reload. Using the MMB drag the Unknown_dout assertion from the Property Statistics pane of the nTraceMain window to the nWave window.



Note:

For properties, the starting point of the assertion evaluation is a green (red) dot. A green (red) straight line follows the cycles of the assertion till a success (failure). Successes and failures of assertions are denoted by green and red arrows respectively.

- 2. Note that the cursor is automatically placed at the first failure.
- 3. To find other points of failure(success) click on the search criteria drop-down and select No-Match/Failure (Match/Success)
- 4. Clicking on the search direction button brings you to the next or previous point of failure(success) for the highlighted assertion.

Immediate and Concurrent Assertion Synopsys SystemVerilog Assertions

Task 13. Tracing Assertions Back to Source Code (Verdi)

You can also trace assertion failures (or successes) in the source code window.

1. Double click on the failure (or success) that you want to trace in the nWave window.

This will set both, the Source Code Window and the Waveform Window to show the point of failure (or success). You can then start the debugging process. If this is a property it will also show in the Analyzer Window.

Note: This feature has not yet been implemented for assertions in

a SystemVerilog program construct.

Note: The assertion in the function get payload () in the test

cannot access the interface signals when debugging in Verdi. Hence a local variable dout was used which also

shows up in the Verdi Analyzer Window.

Congratulations! You have successfully added immediate and concurrent assertions to a test program and a DUT respectively. You compiled and simulated the testbenches with VCS, using switches necessary for assertions. You navigated DVE or Verdi to view assertion details and display specific assertion successes and failures. You also traced the source of these errors in the source code.

Congratulations! You have completed Lab 1.

Answers / Solutions

Part A: Write Immediate Assertion

test.sv (task get payload()) Solution:

```
task get payload();
  automatic int brk = 0;
    pkt2cmp payload.delete();
    @(negedge rtr io.cb.frameo n[da]);
    forever begin: payload
      logic[7:0] datum;
      for (int i=0; i<8; ) begin: get byte
        if (!rtr io.cb.valido n[da]) begin: valid
          datum[i++] = rtr io.cb.dout[da];
         begin logic dout; dout = rtr io.cb.dout[da];
         Unknown dout: assert(!$isunknown(dout))
          $error("[ERROR]:%t (%m) X in output port %0d", $realtime, da);
         end
        if (rtr_io.cb.frameo n[da])
          if (i == 8) begin
            pkt2cmp payload.push back(datum);
           brk = 1;
            break;
          end
          else begin
            $display("\n%m\n[ERROR]%t Payload not byte aligned!\n", $realtime);
            $finish;
          end
        @(rtr io.cb);
      end: get byte
      if (brk) break;
      pkt2cmp payload.push back(datum);
    end
endtask
```

Part B: Write Concurrent Assertion

router io.sv Solution:

```
interface router_io(input bit clock);
 logic reset n;
 logic [15:0] din;
 logic [15:0] frame n;
 logic [15:0] valid n;
 logic [15:0] dout;
 logic [15:0] valido n;
 logic [15:0] busy n;
 logic [15:0] frameo n;
 reset: assert property (
    @(posedge clock) $rose(reset n) |-> not (##[0:14] ~&(frame n))
    ) else begin
    $fatal(1,"[FATAL]:%t (%m) reset violation!!!", $realtime);
    end
 clocking cb @(posedge clock);
    default input #1 output #1;
    output reset n;
   output din;
    output frame n;
    output valid_n;
   input dout;
    input valido_n;
   input busy n;
    input frameo n;
  endclocking
 modport TB(clocking cb, output reset n);
endinterface
```

2

Implement Sequences & Properties in Assertions

Learning Objectives

After completing this lab, you should be able to:

- Create Named Property
- Create Named Sequence
- Use named sequence in properties for protocol checking
- Implement and assert properties in assertion modules
- Supplement SVA with behavioral Verilog code
- Bind modules to RTL modules



Getting Started

In Lab 1 you implemented assertions in the Testbench and the DUT.

In this lab you will define your assertions inside a separate module in a separate file. You will then bind this module to the Device Under Test via SystemVerilog bind construct. This method of implemening assertions brings additional flexibility into play for assertions. With this style of assertion implementation, you can add and modify assertions in your verification flow without modifying your RTL or Testbench code.

The DUT being monitored continues to be the 16x16 Router from the SVTB workshop.




Figure 1. 16x16 Router

Overview

This lab flow steps you through binding assertion modules, defining properties in the assertion module, defining sequences and using them inside properties and reading the error messages. Then it shows how to add behavioral procedural code to assertions in action blocks.




Figure 2. Lab 2 Flow Diagram

Input Protocol Check Assertion

Task 1. Go into Lab2 Working Directory

1. CD into lab2 directory > cd ../lab2

Task 2. Get Familiar with Assertion Module

1. Open the existing assert.sva file in an editor

Assertions are typically encapsulated within assertion modules, which are then bound to DUT using a SystemVerilog **bind** statement.

This file contains two such modules: assert_inputs for input protocol assertion checks and assert_outputs for output protocol checks. The port list of assert_inputs module consists of the input signals of the DUT. The port list of the assert_outputs module consists of the output signals of the DUT.

The assert_inputs module is left blank for you to fill in over the course of this lab. The assert_outputs module contains two blocks already written. The first block is a concurrent assertion check for unknown's in the dout signal. In Lab 1, you embedded this check with an immediate assertion in the testbench. The code here is to show you that there is an alternative way to implement the same thing. The second block is a counter to track the number of bits per payload. You will be making use of this information in an assertion to check output protocol.

Input Protocol Assertion Module

Output

Protocol

Assertion Module

```
module assert inputs (input clk, reset_n,
                     logic[15:0] frame n, valid n, din);
 parameter port no = 0;
endmodule //assert inputs
module assert outputs (input clk, reset n,
                      logic[15:0] frameo n, valido n, dout);
 parameter port_no = 0;
                                                       Assertion for checking
  int bit cntr;
                                                       unknown's in dout
  dout unknown check: assert property (@(posedge clk)
    !valido n[port no] |-> !($isunknown(dout[port no])));
  always@(posedge clk or negedge reset n) begin: bit counter
    if (!reset n) bit cntr = 0;
    else if (!valido n[port no]) bit cntr++;
  end : bit counter
endmodule //assert_outputs
                                                           Supplemental
                                                           Procedural code
```

Lab 2-4

Notice that in assert_inputs module, there is a parameter called port_no. This parameter will need to be set to indicate which of the sixteen input ports is being monitored by the assertions.

```
parameter port_no = 0;
```

Similarly, there is a **port_no** parameter in the **assert_outputs** module to select which of the sixteen output ports to monitor.

2. Close the file

Task 3. Create an Assertion Bind Module

A common way to simplfy maintainance of assertion bindings is to create a module specifically to bind assertions.

In this task, you will create such a module.

- 1. Open the existing assert_binds.sva file in an editor
- 2. Create sixteen bind statements to bind sixteen instances of **assert_inputs** module each to its respective DUT input port signal.
- 3. Create sixteen bind statements to bind sixteen instances of assert_outputs module each to its respective DUT output port signal.

When completed, your code should look like the following:

```
module assert binds;
bind router test top.dut assert inputs #(.port no(0))
     a iport0(clock, reset n, frame n, valid n, din);
bind router test top.dut assert inputs #(.port no(1))
     a iport1(clock, reset n, frame n, valid n, din);
bind router test top.dut assert inputs #(.port no(2))
     a iport2(clock, reset n, frame n, valid n, din);
(continued for the rest of the input ports)
bind router test top.dut assert outputs #(.port no(0))
     a oport0(clock, reset n, frameo n, valido n, dout);
bind router test top.dut assert outputs #(.port no(1))
     a oport1(clock, reset n, frameo n, valido n, dout);
bind router test top.dut assert outputs #(.port no(2))
     a oport2(clock, reset n, frameo n, valido n, dout);
(continued for the rest of the output ports)
endmodule //assert binds
```

Task 4. Compile and Simulate

1. Compile and run the simulation

> make

The simulation should complete without errors.

To make sure that the binding of the assertion module was done correctly and is able to catch errors, compile and simulate against a faulty DUT.

2. Compile and run simulation on a faulty DUT:

> make bad

You should see many errors reported. These errors are from asserting that the output is not unknown.

Task 5. Create a Named Property

In the next step you will create a property that checks the input protocol for the **pad**




Figure 3. DUT Input Protocol

- 1. Open assert.sva file in an editor
- 2. Inside the assert_inputs module, create a named property called p_valid_during_pad

Pass in arguments fr_n, vld_n, and data as the port list for this property. These represent the frame, valid_n and din input signals respectively of the DUT.

```
property p_valid_during_pad(fr_n, vld_n, data);
endproperty
```

3. Inside the named property, write the property expression which checks the pad protocol

```
@(posedge clk) $fell(fr_n) |-> ##4 (vld_n && data) [*5];
```

Task 6. Assert the Property

1. Assert the named property you just completed. Label this assertion as a vld hi in pad.

2. Add an **else** clause to the assertion.

```
else begin
  $fatal(1,"[FATAL]%m:
  Pad protocol violation on port %0d at %t", port_no, $realtime);
end
```

Note:

An **else** clause can only be added in an assertion. It cannot be added in a named property or a named sequence

3. Save and close the file

Task 7. Compile and Simulate

1. Compile and simulate

> make

2. Check for any errors. There should be no violations of the protocol.

Task 8. Emulate an Error

To make sure that the assertion is working, once again, you want to test it against an error. This time around, you will emulate the error in the test.sv file.

- 1. Open test.sv in an editor
- 2. Locate the send pad() task
- 3. Change the duration of the pad cycles to 4:

```
repeat(4) @(router.cb);
```

- 4. Save and close the file
- 5. Re-run simulation and make sure that you see the error reported

Note:


The first violation reports a fatal error. The assertions on the other input ports do not complete. Hence you will see messages noting the "Antecedent of the implication never satisfied." as shown below.

```
VCD+ Writer K-2015.09-1 Copyright (c) 1991-2015 by Synopsys
Inc.
"./assert.sva", 14:
router test top.dut.a iport7.a vld hi in pad: started at
1750000ps failed at 2550000ps
        Offending '(valid_n[port_no] && din[port_no])'
Fatal: "./assert.sva", 14:
router test top.dut.a iport7.a vld hi in pad: at time 2550000
ps
[FATAL] router test top.dut.a iport7.a vld hi in pad: pad
protocol violation on port 7 at
                                  2550.0ns
$finish called from file "./assert.sva", line 14.
$finish at simulation time
                             2550.0ns
"./assert.sva", 14:
router test top.dut.a iport6.a vld hi in pad: Antecedent of
the implication never satisfied.
"./assert.sva", 14:
router test top.dut.a iport5.a vld hi in pad: Antecedent of
the implication never satisfied.
```

6. Edit **test.sv** and remove the emulated error

Output Protocol Check Assertions

The specifications of the router outputs are as follows:



The specification for the output of the router requires that **valido_n** be active when the last bit of the last byte of the payload comes out of the DUT. The last bit of the payload is indicated by rising **frameo** n signal on the output port.

In this section you will create a property to check for this specification.

Task 9. Create a General Error Message Handler

For convenience of error message display, create a general error message handler that prints the error message along with simulation time and port of failure.

- 1. Open the assert.sva file in an editor
- 2. In assert_outputs module, create a protocol_error_handler function with a pass-by-value argument of type string.
- 3. In the function, display an error message which includes the port number, simulation time and string argument:

```
function void protocol_error_handler(string msg);
  $display("[ERROR]%t Port %0d: %s",$realtime, port_no, msg);
endfunction
```

This function will be called in the error action blocks of your assertions later.

Task 10. Create a Named Sequence

To make development of assertion properties easier to manage, you can encapsulate fine-grained event sequences within named sequences then use these named sequences in either named properties or directly in assert property statements.

The following step will ask you to develop such a named sequence.

- 1. Create a named sequence called **s** frame
- 2. In this named sequence, write a sequence to detect the period in which the signal **frameo** n stays low.

Hint: Look for \$fell followed by \$rose for the frameo_n signal. Use the -> (goto operator) to look for \$rose.

Task 11. Create Named Property with Named Sequence

You will now put together a named property to detect the correctness of the last bit.

To make the detection of the correctness of the last bit easier to manage, there is an always block labeled bit_counter in the assert_outputs module that increments a int unsigned bit_cntr for every valid bit received. You can use this count to verify that the last bit when frameo n rises is bit 7.

- 1. Create a named property called p vld lo data aligned rsng frm.
- 2. In the property, use the named sequence **s_frame** to detect the end of a packet coming out of DUT
- 3. In the same cycles that **s_frame** ends, check that **valido_n** is active and that **bit cntr%8** is 7, indicating that the data is byte-aligned.

Task 12. Assert the Output Protocol Property

- Write a concurrent assertion using the property
 p_vld_lo_data_aligned_rsng_frm. Label this concurrent assertion
 a_vld_lo_data_aligned_rsng_frm.
- 2. In the success action block,
 - Display "End of frame successfully checked" with the simulation time
 - Set bit cntr back to 0
- 3. In the failure action block,
 - Set bit cntr back to 0
 - Call the protocol error handler () task with an error message
 - Exit simulation with a **\$fatal** system call
- 4. Save and close file.

Task 13. Compile and Simulate.

- 1. Compile the testbench and run the simulation.
 - > make

Debug any compile errors.

Task 14. Emulate an Error

To make sure that the assertion is working, once again, you want to test it against an error. You will emulate the error in the **test.sv** file.

- 1. Open test.sv in an editor.
- 2. Locate the send payload() task.
- Return the **frame n** signal back to high at bit 6 rather than 7:

```
router.cb.frame n[sa] <= (index == (payload.size - 1)) && (i == 6);</pre>
```

- 4. Save and close the file.
- 5. Re-compile and re-run simulation to make sure that you see the correct error reported.

Congratulations! You have completed Lab 2

Answers / Solutions

assert binds.sva Solution:

```
module assert binds;
  bind router test top.dut assert inputs #(.port no(0))
    a iport0(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(1))
    a iport1(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(2))
    a iport2(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(3))
    a iport3(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(4))
    a_iport4(clock, reset_n, frame_n, valid_n, din);
  bind router test top.dut assert inputs #(.port no(5))
    a iport5(clock, reset n, frame n, valid n, din);
  bind router test top.dut assert inputs #(.port no(6))
    a iport6(clock, reset n, frame n, valid n, din);
  bind router test top.dut assert inputs #(.port no(7))
    a iport7(clock, reset n, frame n, valid n, din);
  bind router test top.dut assert inputs #(.port no(8))
    a iport8(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(9))
    a iport9(clock, reset n, frame n, valid n, din);
 bind router_test_top.dut assert_inputs #(.port_no(10))
    a iport10(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(11))
    a iport11(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(12))
    a iport12(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert inputs #(.port no(13))
    a iport13(clock, reset n, frame n, valid n, din);
  bind router test top.dut assert inputs #(.port no(14))
    a iport14(clock, reset n, frame n, valid n, din);
  bind router test top.dut assert inputs #(.port no(15))
    a iport15(clock, reset n, frame n, valid n, din);
 bind router test top.dut assert outputs #(.port no(0))
    a oport0(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(1))
    a oport1(clock, reset n, frameo n, valido n, dout);
  bind router test top.dut assert outputs #(.port no(2))
    a oport2(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(3))
    a oport3(clock, reset n, frameo n, valido n, dout);
  bind router test top.dut assert outputs #(.port no(4))
    a oport4(clock, reset n, frameo n, valido n, dout);
                                                               continued...
```

```
bind router test top.dut assert outputs #(.port no(5))
   a oport5(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(6))
   a oport6(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(7))
   a_oport7(clock, reset_n, frameo_n, valido_n, dout);
 bind router test top.dut assert outputs #(.port no(8))
   a oport8(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(9))
   a oport9(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(10))
   a oport10(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(11))
   a oport11(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(12))
   a oport12(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(13))
   a oport13(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(14))
   a oport14(clock, reset n, frameo n, valido n, dout);
 bind router test top.dut assert outputs #(.port no(15))
   a oport15(clock, reset n, frameo n, valido n, dout);
endmodule //assert binds
```

assert.sva Solution:

```
module assert outputs (input clk, reset n,
                      logic[15:0] frameo n, valido n, dout);
 parameter port no = 0;
 int unsigned bit cntr;
 dout unknown check:
 assert property (
   @(posedge clk)
    !valido n[port no] |-> (!$isunknown(dout[port no]))
 );
 always@(posedge clk or negedge reset n) begin: bit counter
   if (!reset_n) bit_cntr = 0;
   else if (!valido n[port no]) bit cntr++;
 end : bit counter
 a vld lo data aligned rsng frm:
 assert property (
   @(posedge clk)
   disable iff (!reset n) p vld lo data aligned rsng frm
 ) begin
      $display("[NOTE]%t End of frame successfully checked", $realtime);
     bit cntr = 0;
   end else begin
     bit cntr = 0;
     protocol error handler("Bit Alingment Error Found");
     $fatal;
   end
 property p vld lo data aligned rsng frm;
    s frame |-> ##0 ((bit cntr%8 == 7) && (!valido n[port no]));
 endproperty
 sequence s frame;
    $fell(frameo n[port no]) ##1 $rose(frameo n[port no])[->1];
 endsequence
 function void protocol error handler(string msg);
    $display("[ERROR]%t Port %0d: %s", $realtime, port no, msg);
 endfunction
endmodule //assert outputs
```

3

Implement Assertion Coverage

Learning Objectives

After completing this lab, you should be able to:

- Use compile switches to turn on assertion coverage
- View coverage with DVE or Verdi
- Write cover properties
- Enhance cover properties with covergroups
- Bind assertion modules to the test program
- Create and read HTML coverage reports



Getting Started

In Lab 1 and 2 you implemented immediate and concurrent assertions in the Testbench and the DUT. Since functional coverage is an important part of any verification methodology, you will experiment with SVA coverage in this lab.

The DUT being monitored continues to be the 16x16 Router from the SVTB workshop.




Figure 1. 16 X 16 Router

Overview

This lab flow steps you through viewing assertion coverage, developing and viewing covergroups embedded in assertions and defining cover properties.




Figure 2. Lab 3 Flow Diagram

Assertion Coverage

For this lab, you will continue to use the same DUT and the same testbench that was developed in the SVTB workshop.

Task 1. Go into Lab3 Working Directory

1. CD into lab3 directory

```
> cd ../lab3
```

Task 2. Turn On Assertion Coverage

All immediate and concurrent assertions can be tracked via Assertion Coverage. The required switch is **-cm assert** for both compile and run-time.

Try this switch on the assertions that you have already developed for lab2.

Note: If you chose to use your own lab files from lab2, type "make my copy"

- 1. Compile and run simulation with the -cm assert switch:
 - > vcs -debug_access+all -R -f files -cm assert

(All other compile-time switches are embedded within files)


- 2. At the completion of simulation, use DVE or Verdi to view coverage.
 - > make dve_cov
 or
 > make verdi_cov

These **Makefile** targets execute the following:

```
dve_cov:
    dve -cov -dir simv.vdb &

verdi_cov
    verdi -cov -covdir simv.vdb
```

In the invoked dve or verdi window, you can navigate to see a summary of all the assertions including: **attempts**, **real successes**, **failures** and **incompletes**. You can navigate by module (all assertions in a module) or function (all assertions of same name in different modules). Play around to see the different views. Note the tabs for different types of coverage. We are interested in the Assert tab.



This set of assertion coverage may be too coarse to be useful. To get a finer grain of assertion coverage, you may need to write a targeted cover property or embed covergroups within an assertion module.

Task 3. Develop Cover Assertion

On an as-needed basis, you can create cover properties to only track coverage.

In this task, you will develop a cover property to track the number of bytes per payload going through the DUT.

- 1. Open the assert.sva file in an editor.
- 2. In assert_outputs module create cover property called cover bytes.

3. Inside the property create a sequence for detecting a payload containing exactly two bytes.

```
cover_bytes: cover property(
  @(posedge clk)
  ($fell(frameo_n[port_no]) ##1 $rose(frameo_n[port_no]) [->1])
  intersect
  ($fell(frameo_n[port_no]) ##1 (!valido_n[port_no]) [->(8*2)])
);
```

- **4.** Save and close the file.
- **5.** Compile and simulate.
 - > make
- 6. Check the messages at the end of simulation in the simulation log file simv.log. You should have detected a few 2-byte packets. If not, you will need to debug your code.

7. Modify the cover property to cover 1-5 bytes as follows:

```
genvar i;
generate
for(i = 1; i <=5; i++) begin: cover_bytes
   cover property ( @(posedge clk)
    ($fell(frameo_n[port_no]) ##1 $rose(frameo_n[port_no])[->1])
   intersect
   ($fell(frameo_n[port_no]) ##1 (!valido_n[port_no]) [->(8*i)])
);
end
endgenerate

Make sure you
change 2 to i
```

- **8.** Save and close the file.
- **9.** Compile and simulate.
 - > make
- **10.** Check the message at the end of simulation.
 - > make

You should see an array of cover properties covering 1-5 bytes of payload. You should also see that 1- and 5-byte payload size coverage bins have no matches as shown below.

If not, you will need to debug your code.

```
"./assert.sva", 37:
router_test_top.dut.a_oport0.cover_bytes[4].unnamed$$_0
, 6875 attempts, 4 match
"./assert.sva", 37:
router_test_top.dut.a_oport0.cover_bytes[5].unnamed$$_0
, 6875 attempts, 0 match
```

Task 4. Create an Assertion Module Covergroup

Cover properties do not easily lend themselves to cover values when a sequence is defined over a range of values. In Task 3, to get around this limitation, you used the generate mechanism to create one cover property per required value.

If you already have a concurrent assertion looking at the protocol, an easier way to do this is to embed covergroups in the assertion module and use the existing concurrent assertion to update the covergroup bins.

In this task, you will add a covergroup to your assertion module.

- 1. Open the assert.sva file in an editor.
- 2. In assert_outputs module, create a covergroup to track the bit_cntr variable:

```
covergroup cov_packet_size ;
num_bytes: coverpoint (bit_cntr/8) iff (bit_cntr%8 == 0) {
  bins num_bytes[] = {[1:5]}; //no of bytes in payload
  illegal_bins not_legal_size = default;
}
misaligned: coverpoint (bit_cntr/8) iff (bit_cntr%8);
endgroup
```

3. Immediately after the definition of the covergroup instantiate the covergroup.

```
cov_packet_size cov_pkt_sz = new();
```

Task 5. Use Assertion to Trigger Covergroup

- 1. Locate the a_vld_lo_data_aligned_rsng_frm assertion.
- 2. In the success action block, before the variable bit_cntr is set to 0, add a sample() call for the covergroup instantiated in the previous Task.
- **3.** Save and close the file.

Task 6. Compile and Simulate

1. Compile and run your test.

> make

Debug any compile errors.


Task 7. View Coverage Results

1. Format and view coverage results in a browser. Text reports are also generated.


```
> make urg
```

The make target looks like:

```
urg:
  urg -dir simv.vdb
  urg -dir simv.vdb -format text
  /usr/bin/firefox urgReport/asserts.html &
```



The covergroup results should match the cover property results as seen below.



Congratulations! You have completed Lab 3.

Answers / Solutions

assert.sva Solution:

```
module assert_inputs(input clk, reset_n,
                     logic[15:0] frame n, valid n, din);
parameter port no = 0;
property p valid during pad(fr n, vld n, data);
 @(posedge clk) $fell(fr n) |-> ##4 (vld n && data) [*5];
endproperty
a vld hi in pad:
assert property (
 disable iff(!reset n)
 p valid during pad(frame n[port no], valid n[port no], din[port no])
) else begin
  $fatal(1,"[FATAL] %m: Pad protocol violation on port %0d at %t",
            port no, $realtime);
end
endmodule //assert inputs
module assert outputs (input clk, reset n,
                      logic[15:0] frameo n, valido n, dout);
parameter port no = 0;
int unsigned bit cntr;
covergroup cov packet size;
 num bytes: coverpoint (bit cntr/8) iff ((bit cntr%8) == 0) {
   bins num_bytes[] = {[1:5]};
    illegal bins not legal size = default;
 misaligned: coverpoint (bit cntr/8) iff (bit cntr%8);
endgroup
cov packet size cov pkt sz = new();
dout unknown check:
assert property (
 @(posedge clk)
 !valido n[port no] |-> (!$isunknown(dout[port no]))
);
```

```
for(genvar i=1; i<=5; i++) begin: cover bytes</pre>
     cover property (
       @(posedge clk)
       ($fell(frameo n[port no]) ##1 $rose(frameo n[port no]) [->1])
       ($fell(frameo n[port no]) ##1 (!valido n[port no]) [->(8*i)])
     );
end
always@(posedge clk or negedge reset n) begin: bit counter
 if (!reset n) bit cntr = 0;
 else if (!valido n[port no]) bit_cntr++;
end : bit counter
a vld lo data aligned rsng frm:
assert property (
 @(posedge clk)
 disable iff (!reset n) p vld lo data aligned rsng frm
) begin
    cov pkt sz.sample();
    $display("[NOTE] %t End of frame successfully checked", $realtime);
   bit cntr = 0;
 end else begin
   bit cntr = 0;
   protocol error handler("Bit Alingment Error Found");
    $fatal;
  end
property p vld lo data aligned rsng frm;
  s frame |-> ##0 ((bit cntr%8 == 7) && (!valido n[port no]));
endproperty
sequence s frame;
  $fell(frameo_n[port_no]) ##1 $rose(frameo_n[port_no])[->1];
endsequence
function void protocol error handler(string msg);
  $display("[ERROR]%t Port %0d: %s", $realtime, port no, msq);
endfunction
endmodule //assert outputs
```

This page was intentionally left blank.

4

Implement Assertions Using SVA Library

Learning Objectives

After completing this lab, you should be able to:

- Use Assertion Libraries
- Bind assertion library modules to DUT
- Debug error found with Assertion Libraries



Getting Started

In Labs 1, 2 and 3 you wrote your own assertion code. This works well when the protocol you are tracking is non-standard.

If the protocol you are tracking is a common standard, you may be able to use assertions already embedded in the SVA libraries that ship with VCS.

In this lab you will use the arbiter assertion module (assert_arbiter.sv) in \${VCS_HOME}/packages/sva_cg.

The DUT being monitored continues to be the 16x16 Router from the SVTB workshop. The test bench however now uses the SVTB lab5 solution.

Within this DUT, there is a round-robin arbiter per output port. You will use the arbiter assertion module in the VCS SVA library to check for the correct operation of all 16 arbiters.




Figure 1. 16 X 16 Router

Overview

This lab flow steps you through using a checker from the assertion library provided by Synopsys. It simulates an injected design protocol error being caught by the checker.




Figure 2. Lab 4 Flow Diagram

Assertion Library

In this lab you will use an arbiter assertion module from the VCS SVA library.

This lab uses the same 16x16 router you used in the other labs as the device under test. For this test there are 16 drivers and 16 receivers. Each path of the router is driven. The test generates a random data packet for a randomly selected source and destination pair. Two packets could have the same destination port. Each output channel has a round-robin arbiter that arbitrates requests for that output. You will check the arbiter design for correctness using a checker from the SVA library.

Task 1. Go into Lab 4 Working Directory

1. CD into lab4 directory

> cd ../lab4

Task 2. Aribiter Protocol Review

The arbiter assertion module (assert_arbiter.sv) you will use to verify the correctness of the DUT arbiter resides in \${VCS_HOME}/packages/sva_cg, where \${VCS_HOME} is the install directory of the vcs binaries.

This lab will only focus on a few of the assertion module parameters and ports: no_chnl, arbitration_rule, reqs and grants. The rest will be left at default. If interested, you can open the file and examine how to control the other parameters and ports.

Prototype:

```
reqs and grants are vectors of size [no_chnl-1:0] where the bits
correspond to the corresponding channels in reqs and grants.
arbitration_rule = 0 - none of the rules is checked
arbitration_rule = 1 - fairness (round-robin)
arbitration_rule = 2 - fifo
arbitration_rule = 3 - LRU
```

Protocol:

```
A grant is expected to be one clock cycle wide.

It is assumed that a request holds asserted until granted. It is assumed that a request is removed on the clock tick the grant is sampled.
```

Task 3. Bind Arbiter Checker to DUT Port 0

1. Open the assert.sva file in an editor.

This file contains an empty module that you need to fill in with bindings.

There are 16 arbiters in the DUT. In this lab, you will bind each of 16 arbiters individually to an instance of the Assertion Library module <code>assert_arbiter</code>.

To make sure that the Assertion Library module is used correctly, bind only port 0 arbiter to an instance of the library module as a starting point.

2. Bind an instance of assert arbiter assertion module to port 0 arbiter:

```
bind router_test_top.dut assert_arbiter
#(.no_chnl(16), .arbitration_rule(1)) arbiter
  (clock, reset_n, ~request_n[0], , ~grant_n[0]);
```

- There are 16 channels through the DUT, therefore the .no_chnl parameter is set to 16
- The arbitration scheme in the DUT is round robin, therefore the .arbitration rule parameter is set to 1
- The assertion libarary module expects the request and grant signals to be high true, but the DUT implements low true, therefore these signals are inverted as they are connected to the library module
- **3.** Save and close the file.

Task 4. Compile and Simulate with Good and Bad DUT

- 1. Compile and simulate.
 - > make

Simulation should complete without errors.

2. To make sure that the assertion can catch errors, try the following:

> make bad

3. Open DVE or Verdi³ and examine the failure (use the techniques you learned in lab 1).


You should see violations of the following requirement:

```
It is assumed that a request holds asserted until granted.
```

Task 5. Expand to Cover All Ports

There are different ways of doing binding when you need multiple binds of the same assertion module. In this lab, you will make use the Verilog marcro mechanism.

- 1. Open the assert.sva file in an editor
- **2.** Change the bind statement to a macro definition:



3. Create 16 individual bindings using the macro:

```
`bind_arbiter(0)
`bind_arbiter(1)
...
`bind_arbiter(15)
```

- 4. Save and close the file.
- **5.** Compile and simulate with good DUT.

> make

Simulation should complete without errors.

6. Try the bad DUT:

> make bad

You should see failures at every port. If you are interested, you can open dve and examine each of the errors. Or, look for the string "VIOLATION" in simv.log file.

Congratulations! You have completed Lab 4! You are done with all the labs.

Answers / Solutions

assert.sva Solution:

```
module assert router arbiter(input logic clock, reset n,
                          input logic [15:0] request, grant);
`define bind arbiter(i) \
    bind router test top.dut assert arbiter \
    #(.no chnl(16), .arbitration rule(1)) \
    arb ``i (clock, reset n, ~request n[i],, ~grant n[i]);
`bind arbiter(0)
`bind arbiter(1)
`bind arbiter(2)
`bind arbiter(3)
`bind arbiter(4)
`bind arbiter(5)
`bind arbiter(6)
`bind arbiter(7)
`bind arbiter(8)
`bind arbiter(9)
`bind arbiter(10)
`bind arbiter(11)
`bind arbiter(12)
`bind arbiter(13)
`bind arbiter(14)
`bind arbiter(15)
endmodule
```

This page is left blank intentionally.