

# SystemVerilog for RTL Design Workshop

Student Guide

50-I-054-SSG-005 2019.0

**Synopsys Customer Education Services** 690 E. Middlefield Road Mountain View, California 94043

Workshop Registration: https://training.synopsys.com

#### **Copyright Notice and Proprietary Information**

© 2019 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html
All other product or company names may be trademarks of their respective owners.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

Document Order Number: 50-I-054-SSG-005 SystemVerilog for RTL Design Workshop Student Guide

Unit i: Introduction	
SystemVerilog for RTL Design	i-1
Workshop Overview	
Target Audience	
Workshop Prerequisite Knowledge	
Workshop Goal	
Workshop Flow	
Agenda	
Syntactic Convention Used in This Workshop	
- ,	
Unit 1: SystemVerilog Basics	
·	
Agenda	
Unit Objectives	
SystemVerilog Lexical Convention	1-3
SystemVerilog Number Format	1-4
SystemVerilog Data Types	1-5
Net Data Type Example in module Port List (Verilog)	1-6
Net Data Type Example in module Port List (SystemVerilog)	1-7
SystemVerilog input and inout Ports Shorthands (1/3)	1-8
SystemVerilog input and inout Ports Shorthands (2/3)	1-9
SystemVerilog input and inout Ports Shorthands (3/3)	1-10
SystemVerilog output Ports Shorthand - Be Careful! (1/4)	1-11
SystemVerilog output Ports Shorthand - Be Careful! (2/4)	1-12
SystemVerilog output Ports Shorthand - Be Careful! (3/4)	1-13
SystemVerilog output Ports Shorthand - Be Careful! (4/4)	1-14
Recommended SystemVerilog Port List Coding Style	1-15
SystemVerilog Data Types Local within Module (1/2)	1-16
SystemVerilog Data Types Local within Module (2/2)	1-17
SystemVerilog Operators	1-18
Operator Precedence	1-19
SystemVerilog Procedural Statements	1-20
SystemVerilog Subroutines	1-21
SystemVerilog Parameter	
For Information - Documentation	1-23
Unit Objectives Review	1-24
Appendix	
Case Sensitivity	
Comment	
Data Type	
Data Object	
Operators	1-30

Caution on the Operator Differences! (2/2)	
Caution on the Operator Differences: (2/2)	1-32
User Defined Data Type	1-33
Data Object Arrays	1-34
Data Object Record/Struct	1-35
Port Definition	1-36
Instantiation	1-37
Generic/Parameter	1-38
Behavior – Direct assignment	
Behavior – Procedural (Combinatorial)	1-40
Behavior – Procedural (Sequential)	1-41
Behavior - Procedural (Output Signal used Internally)	1-42
Structure – If Statements.	1-43
Structure – Case Statements	1-44
Structure – Loop Statements	1-45
Implementation – Function	1-46
Implementation – Procedure/Task	1-47
Package	
Generate Mechanism: VHDL	
Generate Mechanism: SystemVerilog	1-50
Unit 2: User Logic Intent	
Agenda	
Unit Objectives	
Typical Hardware Logic Needs	
Achieving User Logic Intent.	
Issues with Verilog always Block: Simulation Mismatch	
	2-6
Issues with Verilog always Block: Unintended Latch	
Issues with Verilog always Block: Unintended Latch	2-7
Issues with Verilog always Block: Unintended Latch SystemVerilog always Block Unintentional Latch – Example #1 (Verilog & SystemVerilog)	2-7 2-8
Issues with Verilog always Block: Unintended Latch	2-7 2-8 2-9
Issues with Verilog always Block: Unintended Latch  SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)	2-7 2-8 2-9 2-10
Issues with Verilog always Block: Unintended Latch  SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)  Unintentional Latch – Example #2 (SystemVerilog)	2-7 2-8 2-9 2-10 2-11
Issues with Verilog always Block: Unintended Latch  SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)  Unintentional Latch – Example #2 (SystemVerilog)  Unintentional Latch – Solution for Example #2	2-7 2-8 2-9 2-10 2-11 2-12
Issues with Verilog always Block: Unintended Latch  SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)  Unintentional Latch – Example #2 (SystemVerilog)  Unintentional Latch – Solution for Example #2  Unintentional Latch – Avoid x as Solution for Example #2	2-7 2-8 2-9 2-10 2-11 2-12
Issues with Verilog always Block: Unintended Latch SystemVerilog always Block Unintentional Latch – Example #1 (Verilog & SystemVerilog) Unintentional Latch – Solution for Example #1 Unintentional Latch – Example #2 (Verilog) Unintentional Latch – Example #2 (SystemVerilog) Unintentional Latch – Solution for Example #2 Unintentional Latch – Avoid x as Solution for Example #2 Alternative if Statement Coding Style	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14
Issues with Verilog always Block: Unintended Latch  SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)  Unintentional Latch – Example #2 (SystemVerilog)  Unintentional Latch – Solution for Example #2  Unintentional Latch – Avoid x as Solution for Example #2  Alternative if Statement Coding Style  Unintentional Latch – Example #4 (Verilog)	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15
Issues with Verilog always Block: Unintended Latch SystemVerilog always Block Unintentional Latch – Example #1 (Verilog & SystemVerilog) Unintentional Latch – Solution for Example #1 Unintentional Latch – Example #2 (Verilog) Unintentional Latch – Example #2 (SystemVerilog) Unintentional Latch – Solution for Example #2 Unintentional Latch – Avoid x as Solution for Example #2 Alternative if Statement Coding Style Unintentional Latch – Example #4 (Verilog) Unintentional Latch – Example #4 (SystemVerilog)	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16
Issues with Verilog always Block: Unintended Latch SystemVerilog always Block Unintentional Latch – Example #1 (Verilog & SystemVerilog) Unintentional Latch – Solution for Example #1 Unintentional Latch – Example #2 (Verilog) Unintentional Latch – Example #2 (SystemVerilog) Unintentional Latch – Solution for Example #2 Unintentional Latch – Avoid x as Solution for Example #2 Unintentional Latch – Avoid x as Solution for Example #2 Unintentional Latch – Example #4 (Verilog) Unintentional Latch – Example #4 (SystemVerilog) Unintentional Latch – Example #4 (SystemVerilog)	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16
Issues with Verilog always Block: Unintended Latch SystemVerilog always Block Unintentional Latch – Example #1 (Verilog & SystemVerilog) Unintentional Latch – Solution for Example #1 Unintentional Latch – Example #2 (Verilog) Unintentional Latch – Example #2 (SystemVerilog) Unintentional Latch – Solution for Example #2 Unintentional Latch – Avoid x as Solution for Example #2 Unintentional Latch – Example #4 (Verilog) Unintentional Latch – Example #4 (SystemVerilog) Unintentional Latch – Example #4 (SystemVerilog) Unintentional Latch – Example #4 (SystemVerilog) Unintentional Latch – Solution for Example #4 Unintentional Latch – Solution for Example #4	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18
Issues with Verilog always Block: Unintended Latch  SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)  Unintentional Latch – Example #2 (SystemVerilog).  Unintentional Latch – Solution for Example #2  Unintentional Latch – Avoid x as Solution for Example #2  Unintentional Latch – Example #4 (Verilog)  Unintentional Latch – Example #4 (SystemVerilog).  Unintentional Latch – Example #4 (SystemVerilog).  Unintentional Latch – Solution for Example #4  Achieving User Logic Intent.	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19
Issues with Verilog always Block: Unintended Latch SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)  Unintentional Latch – Example #2 (SystemVerilog).  Unintentional Latch – Solution for Example #2  Unintentional Latch – Avoid x as Solution for Example #2  Unintentional Latch – Example #4 (Verilog)  Unintentional Latch – Example #4 (SystemVerilog).  Unintentional Latch – Example #4 (SystemVerilog).  Unintentional Latch – Solution for Example #4  Achieving User Logic Intent.  Meaning of full	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20
Issues with Verilog always Block: Unintended Latch  SystemVerilog always Block  Unintentional Latch – Example #1 (Verilog & SystemVerilog)  Unintentional Latch – Solution for Example #1  Unintentional Latch – Example #2 (Verilog)  Unintentional Latch – Example #2 (SystemVerilog).  Unintentional Latch – Solution for Example #2  Unintentional Latch – Avoid x as Solution for Example #2  Unintentional Latch – Example #4 (Verilog)  Unintentional Latch – Example #4 (SystemVerilog).  Unintentional Latch – Example #4 (SystemVerilog).  Unintentional Latch – Solution for Example #4  Achieving User Logic Intent.	2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20

User Specified full Condition	. 2-22
User Specified parallel Condition	
User Specified full and parallel Condition	. 2-24
Effects of Full and Parallel Examples	
Effects of Full and Parallel Examples – One Solution	
Effects of Full and Parallel Examples – Downside to Solution	
Effects of Full and Parallel Examples – A Temptation	
Effects of Full and Parallel Examples – Better Solution	. 2-29
Effects of Full and Parallel Examples – Good for Simulation	
Effects of Full and Parallel Examples – Applying unique	
Effects of Full and Parallel Examples	
Effects of Full and Parallel Examples	. 2-33
Achieving User Logic Intent.	. 2-34
Register Synthesis	. 2-35
Register – Example #1 (Verilog and SystemVerilog)	. 2-36
Register – Solution for Example #1	
Register – Example #2 (Verilog and SystemVerilog)	. 2-38
Register – Solution for Example #2	
Register – Example #3 (SystemVerilog)	. 2-40
Register – Partial Solution for Example #3	
Register – Solution for Example #3	
Achieving User Logic Intent	. 2-43
SystemVerilog Enumerated Variables (1/2)	
SystemVerilog Enumerated Variables (2/2)	
Binary Encoded FSM Example (1/2)	. 2-46
Binary Encoded FSM Example (2/2)	
Binary Encoded FSM Solution	. 2-48
State Machine Coding Styles and Effects of Switches	. 2-49
Binary Encoded FSM Example – QoR	
Binary Encoded FSM Example with unique0 case – QoR	. 2-51
Binary Encoded FSM Example with unique case – QoR	. 2-52
An Alternative FSM Solution: One Hot (Binary case)	
An Alternative FSM Solution: One Hot (Binary case)	. 2-54
Another FSM Solution: One Hot (Binary One Hot case)	. 2-55
Another FSM Solution: One Hot (Binary One Hot case)	. 2-56
Another FSM Solution: One Hot (Binary One Hot case)	. 2-57
Achieving User Logic Intent.	. 2-58
Unknown (x) Caveat	. 2-59
Unknown (x) Caveat	
SystemVerilog Equality (==?) & Inequality (!=?) Operators	2-61
SystemVerilog case inside Wildcard Statement	2-62
casex and casez Statements (Verilog)	2-63
Synthesis of a Tri-state Gate	2-64
Unit Objectives	2-65
Lab 1: RTL Logic Intent	2-66

Appendix	2-67
Disabling unique/unique0/priority Warnings at Time 0	2-68
unique/unique0/priority Warnings at Time 0	
unique/unique0/priority Warnings Solution	2-70
Unit 3: Advanced SystemVerilog	.0
Agenda	3-1
Unit Objectives	
Advanced SystemVerilog Features	
SystemVerilog Enhancement - Array	
SystemVerilog Enhancement - Array	
Array Example	
Advanced SystemVerilog Features	
SystemVerilog struct Data type	
Packed struct Example	
Un-Packed struct Example	
Unions	
Packed v/s Unpacked Structs/Union/Array	
Advanced SystemVerilog Features	
What Is An Interface?	
Communication Object	
Simple Example Without Interfaces	
Simple Example Using Interfaces	
Using modports In Interface	
Using modports and Embedded Function	
Synthesis Tool Support of interface	
Synthesis Tool Support of SystemVerilog	
Parameter Synthesis – At Block Level	
Block Level (with Parameter) Synthesis Example	
Integrating Synthesized Block Level Netlist at Top Level	
Simulating at Gate Level for the Synthesized Block	3-25
Generating Module Instantiation Code for Simulation	
Advanced SystemVerilog Features	
SystemVerilog Packages	
Rules Governing Packages for Synthesis	
SystemVerilog Virtual Class	
Using Package & Virtual Class: Script	
Unit Objectives Review	
Lab 2: SystemVerilog Interface	

Unit 4: Coding QoR	
Agenda	4-1
Unit Objectives	4-2
Advanced SystemVerilog Features	4-3
Example Illustrating Different Coding Styles	4-4
Illustrating Different Coding Styles (cont'd)	4-5
Illustrating Different Coding Styles (cont'd)	4-6
Illustrating Different Coding Styles (cont'd)	4-7
Illustrating Different Coding Styles (cont'd)	4-8
Illustrating Different Coding Styles (cont'd)	4-9
Illustrating Different Coding Styles (cont'd)	4-10
Summary of Coding Styles	4-11
Efficiency of Case vs. For Loop	4-12
An Alternative: DesignWare	4-13
RTL Using DesignWare Component	4-14
DesignWare Function Call	4-15
Advanced SystemVerilog Features	4-16
Can Timing & Area QoR Exist at Same Time?	4-17
Synthesis Perspective of Given Example	4-18
Operation Outside the Loop	
Synthesis Specific Coding Optimization	
Optimum Synthesis Results	
Advanced SystemVerilog Features	
Datapath QoR - Signed Arithmetic	
Datapath QoR – Mixed Signed Arithmetic	
Datapath QoR - Signed Arithmetic Part Select.	
Datapath QoR - Leakage	
Unit Objectives Review	4-27
Unit CS: Customer Support	
Synopsys Support Resources	CS-2
SolvNet Online Support	
SolvNet Registration	
Support Center	
Other Technical Sources	
Summary: Getting Support	

This page is intentionally left blank




# SystemVerilog for RTL Design

DC 2019.03 VCS 2018.09



#### **Workshop Overview**

- Focused on achieving desired SystemVerilog RTL code QoR for Synthesis and Simulation
  - Concentrating on the most important SystemVerilog synthesizable syntax
  - HDL Compiler for SystemVerilog User Guide
- Does not cover
  - How to write constraints for synthesis
  - Topics related to physical layout
    - ♦ i.e. DC Topological and MilkyWay Database
- For the labs:
  - DC 2019.03 and VCS 2018.09 will be used



Online Documentation available from SolvNet

# **Target Audience**

Design engineers moving to SystemVerilog as the primary RTL design language And verification engineers wanting a better understanding of RTL design




# **Workshop Prerequisite Knowledge**

- You should have experience in the following areas:
  - Familiarity with a UNIX text editor
  - Synthesis with Verilog, Verilog 2001 or VHDL
  - Familiarity with verification can also help

### **Workshop Goal**



- Correctly implement combinatorial, latch and register logic
- ☐ Use SystemVerilog Interface to simplify module connectivity
- **☐** Manage parameterized netlist for integration and simulation
- ☐ Understand impact of RTL coding style on QoR



The entire Synopsys Customer Education Services course offering can be found at: http://training.synopsys.com

Synopsys Customer Education Services offers workshops in two formats: The "classic" workshops, delivered at one of our centers, and the online eLearning classes, that one can subscribe to.

Both flavors are delivered by expert Synopsys instructors.

Agenda	
	j Introduction
	1 Basic SystemVerilog Features
	2 Implementing User Logic Intent
	3 Advanced SystemVerilog Features
	4 Achieving High QoR – Coding
	CS Customer Support
	i- 7

#### **Syntactic Convention Used in This Workshop**

- Non-italicized font represent either SystemVerilog or tool keyword
  - Not allowed to be used as user variable method names
- Italicized font represent user variable or method names
- [optional] text enclosed within [] are optional

#### **Example:**

```
typedef enum [val_type] {named_representations} type_e;
     val_type defaults to int

typedef enum {IDLE, INIT, START} state_enum; // val_type is int
```

Highlighted texts are meant to emphasize key elements of example

Agenda			
	į I	ntroduction	
		Basic SystemVerilog Features	
		mplementing User Logic Intent	0
		Advanced SystemVerilog Features	
		Achieving High QoR – Coding	
		Customer Support	
	CS	oustoiner Support	1-1

# **Unit Objectives**



#### After completing this unit, you should be able to:

- Describe SystemVerilog improvement of Verilog features:
  - Number format
  - Data type
  - Module port list
  - Operators
  - Loop statements
  - Subroutines
  - Parameters

# **SystemVerilog Lexical Convention**

#### Same as Verilog

- Case sensitive identifiers (names)
  - Any sequence of letters, digits, \$, and \_
    - ♦ First character cannot be a digit or \$
  - Escaped identifiers start with \ and end with white space
    - ♦ Allow any printable ASCII character in identifier
- Comments:
  - // ...
  - /\* ... \*/ (Does not nest! As in /\* /\* \*/ \*/ )

#### SystemVerilog Number Format

- Number format now support sign/unsigned declaration
  - <size>'[s|S]b (binary) :[01xXzZ]
  - <size>'[s|S]d (decimal):[0123456789]
  - <size>'[s|S]o (octal) :[01234567xXzZ]
  - <size>'[s|S]h (hex) :[0123456789abcdefABCDEFxXzZ]
  - Sign conversion: signed' (myvar); unsigned' (myvar);
- Generic 4-state data type: logic // Recommended data type for RTL code

```
logic[7:0] my_value; // defaults to unsigned
            What if you need
                                  // logic[7:0] signed my_value; // can be signed
            to set all bits to 1?
                                                           // 8'b0000 0001
                                  my value = 1'b1;
                                  my value = 8'b1;
                                                          // 8'b0000 0001
                                  my value = 1'sb1;
                                                           // 8'b1111 1111
                                  my_value = 8'sb1;
                                                           // 8'b0000 0001
                                  my value = 8'b1111 1111;
Un-sized padding of bits
                                  my value = '1;
                                                           // all bits are ones
```

#### **SystemVerilog Data Types**

#### ■ Net data type

- Represents types of physical connections
  - ♦ Typically used in module port list
- Created with wire keyword
  - wire logic[15:0] dout // dout is a net data object
- Can only be driven with a continuous assignment statement
  - ♦ Not allowed to be driven by an always block

#### ■ Variable data type

- Represents a data storage element
  - ♦ Typically used inside module for local storage of values
- Created with var keyword
  - ♦ var logic[15:0] bus // bus is a variable data object
- Can be driven by an always block or continuous assignment statement


#### Net Data Type Example in module Port List (Verilog)

- Net data type is typically used for connectivity in module port list
- Verilog module non-ANSI style port list
  - Port list does not have: direction and data type
  - Each port must be re-declared again inside module

```
non-ANSI Verilog
                                               module port list style
module my module (clk, en, chksum, bus);
  input wire
                   clk;
  input wire
                   en;
  inout reg[7:0] bus;
                                  Port list data objects must be
  output reg[7:0]
                   chksum;
                                 re-declared inside the module
                                   with direction and data type
endmodule
```

#### Net Data Type Example in module Port List (SystemVerilog)

- Net data type is typically used for connectivity in module port list
- SystemVerilog module ANSI style port list
  - Each port in list can have: direction, data type and data object
  - First port in the list must have a direction
    - ♦ Otherwise defaults to non-ANSI Verilog style
  - For remaining ports, if direction is unspecified, inherit the direction of previous port



### SystemVerilog input and inout Ports Shorthands (1/3)


- SystemVerilog module ANSI style port list allows for shorthands
  - When the port direction is declared to be input or inout
    - ♦ If wire is specified but the data type logic is left off, the default data type is logic

```
module my_module (input wire
                                   clk,
                                             module my_module(input wire logic
                                                                                      clk,
                  input wire
                                   en,
                                                               input wire logic
                                                                                      en,
                  input wire[7:0] din,
                                                               input wire logic[7:0] din,
                  inout wire[7:0] bus,
                                                               inout wire logic[7:0] bus,
                   ...);
                                                               ...);
endmodule
                                             endmodule
                                                                                    1-8
```

#### SystemVerilog input and inout Ports Shorthands (2/3)

#### SystemVerilog module ANSI style port list allows for shorthands

- When the port direction is declared to be input or inout
  - ♦ If wire is specified but the data type logic is left off, the default data type is logic
  - ♦ If data type is declared as logic without the keyword wire, the data type also defaults to net as though the keyword wire was typed



#### SystemVerilog input and inout Ports Shorthands (3/3)

#### SystemVerilog module ANSI style port list allows for shorthands

- When the port direction is declared to be input or inout
  - ♦ If wire is specified but the data type logic is left off, the default data type is logic
  - ♦ If data type is declared as logic without the keyword wire, the data type also defaults to net as though the keyword wire was typed
  - ♦ If the entire data type is undefined, the default data type is once again wire logic



- input signals cannot be driven inside the module
- inout signals can only be driven by a continuous assignment statement

```
module my module (input logic
                                     clk,
                                             module my module(input wire logic
                                                                                      clk,
                   input logic
                                                               input wire logic
                                     en,
                                                                                      en,
                   input logic[7:0] din,
                                                               input wire logic[7:0] din,
                                                               inout wire logic[7:0] bus,
                   inout logic[7:0] bus,
                                                               ...);
                   ...);
endmodule
                                             endmodule
                                                                                    1-10
```

#### SystemVerilog output Ports Shorthand - Be Careful! (1/4)

- SystemVerilog module port list shorthand for output
  - When the port direction is declared to be output
    - ♦ If wire is specified but the data type logic is left off, the default data type is logic

#### SystemVerilog output Ports Shorthand - Be Careful! (2/4)

- SystemVerilog module port list shorthand for output
  - When the port direction is declared to be output
    - ♦ If wire is specified but the data type logic is left off, the default data type is logic
    - ♦ If the entire data type is undefined, the default data type is wire logic

#### SystemVerilog output Ports Shorthand - Be Careful! (3/4)

#### SystemVerilog module port list shorthand for output

When the port direction is declared to be output

output logic[7:0] dout,

output logic[7:0] bus);

- ♦ If wire is specified but the data type logic is left off, the default data type is logic
- ♦ If the entire data type is undefined, the default data type is wire logic
- ♦ If data type is declared as logic without the keyword wire, the data type now defaults to variable as though the keyword var was typed

module my module (...,



1-13


module my\_module(...,


#### SystemVerilog output Ports Shorthand - Be Careful! (4/4)

#### SystemVerilog module port list shorthand for output

- When the port direction is declared to be output
  - ♦ If wire is specified but the data type logic is left off, the default data type is logic
  - ♦ If the entire data type is undefined, the default data type is wire logic
  - ♦ If data type is declared as logic without the keyword wire, the data type now defaults to variable as though the keyword var was typed
- Net data type signals can only be driven by a continuous assignment statement
  - ♦ Net data type signals <u>cannot</u> be driven by an always block
- Only variable data type signals can be driven by an always block
  - ♦ Variable data type signals can <u>also</u> be driven by a continuous assignment statement

```
module my module(...,
                                           module my module (...,
                 output logic[7:0] dout,
                                                             output var logic[7:0] dout,
                 output logic[7:0] bus);
                                                             output var logic[7:0] bus);
```





#### Recommended SystemVerilog Port List Coding Style

```
Recommended coding style

| module my_module(input logic clk, input logic en, input logic[7:0] din, inout logic[7:0] bus, output logic[7:0] dout, output logic[7:0] bus);
```

```
module my_module(input wire logic clk, input wire logic en, input wire logic[7:0] din, input wire logic[7:0] bus, output var logic[7:0] dout, output var logic[7:0] bus);
```

### SystemVerilog Data Types Local within Module (1/2)

#### ■ 4-state data type for creating digital circuitry in module

logic [msb:lsb] variable\_name;

◆ Defaults to variable type (var), can be changed to net type (wire)

Example: wire logic [31:0] data;

♦ Defaults to unsigned, can be changed to signed

Example: logic [31:0] signed data;

```
module Always_Block (input logic clk, logic[3:0] din, output logic[4:0] dout);
logic    parity;
always_comb begin
    parity = ^din;
end
always_ff @(posedge clk) begin
    dout <= {parity, din};
end
endmodule</pre>
```

### SystemVerilog Data Types Local within Module (2/2)

#### 2-state variables:

■ Used to specify constants in module

```
int variable_name;
• Initializes to '0
```

- Can be signed or unsigned
  - unsigned -bit
    - ♦ Should only be used for simulation
  - signed byte, int, shortint, longint

```
for (int i=0; i<8; i++) begin
   ...;
end</pre>
```

Typically used as loop variables



■ Do not use for synthesis/simulation where x and z values are important!

# **SystemVerilog Operators**

- RTL code needs to perform logic operation
- From IEEE 1800 spec


#### Table 11-1—Operators and data types

=	Binary assignment
+= -= /= *=	Binary arithmetic assignment
%=	Binary arithmetic modulus assignment
&=  = ^=	Binary bitwise assignment
>>= <<=	Binary logical shift assignment
>>>= <<<=	Binary arithmetic shift assignment
?:	Conditional
+ -	Unary arithmetic
!	Unary logical negation
~ & ~&   ~   ^	Unary logical reduction
~^ ^~	
+ - * / **	Binary arithmetic
ે	Binary arithmetic modulus
& ^ ^~ ~^	Binary bitwise
>> <<	Binary logical shift
>>> <<<	Binary arithmetic shift
&&	Binary logical
-> <->	
< <= > >=	Binary relational
=== !==	Binary case equality
== !=	Binary logical equality
==? !=?	Binary wildcard equality
++	Unary increment, decrement
inside	Binary set membership
dist	Binary distribution
{} {{}}	Concatenation, replication
{<<{}}} {>>{}}	Stream

# **Operator Precedence**

- Table from IEEE 1800
- Refer to IEEE for details

#### Table 11-2—Operator precedence



#### **SystemVerilog Procedural Statements**

SystemVerilog tweaked loop statements with the following improvements:

```
Variables can be declared in-line just like C

for (int i=0; i<8; i++) begin

...;
end

do begin

do-while now supported - like C

...;
end while (expression);
```

SystemVerilog also added capability to loop through array:

```
logic value[5]; // same as value[0:4]
foreach (value[i]) begin
    value[i] = ...
end
    Implied iterator values 0:4
```

# SystemVerilog Subroutines

- SystemVerilog enhanced subroutines these features:
  - Parameterized subroutines
  - access call
  - Return value and terminate subroutine via "return" like C
  - Defaults to static can be declared as automatic

Tasks and functions can be declared to be "static" or "automatic":

```
task do_it(input A, B, en, output D); // defaults to static
   D = ((A & B) | en);
endtask
task automatic do_it(input A, B, en, output D);
   D = ((A & B) | en);
endtask
function logic do_it(input A, B, en, output D); // defaults to static
   return ((A & B) | en);
endfunction
function automatic logic do_it(input A, B, en, output D);
   return ((A & B) | en);
endtask
```

For simulation, one must pay a great deal of attention. In simulation, automatic subroutines have their own individual memory for each call. In simulation, static subroutines share the same memory for each call.

The coding recommendation for synthesis is to avoid task and only implement functions. And, to avoid synthesis/simulation mismatch, make all tasks and functions automatic.

# **SystemVerilog Parameter**

- SystemVerilog enhanced module parameters with:
  - Parameter declared in-line
  - \$clog2 system task added
    - ♦ Returns exponent of base 2 numbers
  - Support for local parameter
    - ♦ Cannot be modified
- Module declaration are now much more concise

# For Information - Documentation

#### ■ Public IEEE document:

Accellera Public Website –
 http://www.accellera.org/downloads/ieee

#### SNUG & SolvNet:

- https://www.synopsys.com/community/snug.html
- <a href="https://solvnet.synopsys.com">https://solvnet.synopsys.com</a>

# **Unit Objectives Review**

### Having completed this unit, you should be able to:

- Describe SystemVerilog improvement of Verilog features:
  - Number format
  - Data type
  - Module port list
  - Operators
  - Loop statements
  - Subroutines
  - Parameters

# **Appendix**

**Basic Mapping of VHDL to SystemVerilog** 

# **Case Sensitivity**

#### VHDL is not case sensitive

- a is the same as A
- begin is the same as Begin
- begin is the same as BEGIN

### SystemVerilog is case sensitive

- a is NOT the same as A
- begin is **NOT** the same as Begin
- begin is **NOT** the same as **BEGIN**

# Comment

#### VHDL:

- -- This is VHDL line comment
- -- No VHDL block comment

### SystemVerilog:

```
// This is SystemVerilog line comment
/*
   This is SystemVerilog
   block comment
*/ // Cannot be nested
```

# **Data Type**

#### VHDL:

```
Predefined
  bit (0,1)
  boolean (true,false)
  bit_vector
  integer

From ieee.std_logic_1164.all
  std_logic (u,x,0,1,z,w,1,h,-)
  std_logic_vector
```

### SystemVerilog:

```
2-state (0,1)
unsigned (can be a vector)
bit

signed
byte (8-bit)
shortint (16-bit)
int (32-bit)
longint (64-bit)

4-state
unsigned (can be a vector)
logic (0, 1, x, z)
```

1-28

2-state data types are typically used in verification code, not RTL code. For RTL code, stick with logic.

### **Data Object**

#### VHDL:

### SystemVerilog:

```
net
  wire logic[3:0] count;

variable
  var logic[3:0] i;
  var byte unsigned index;
```

#### **Assignment rules:**

(depends on data object type)

signal: <=

variable: :=

(independent of data object type)

delayed update: <=

immediate update: =

1-29

The way data object contents are updated is very different for SystemVerilog from VHDL.

In SystemVerilog, nets are meant to represent connectivity and should only be used in RTL to generate tristate logic.

In SystemVerilog, there are two ways to update the content of the data object. One is called non-blocking (<=), the other is called blocking (=).

The non-blocking assignment introduces a delay in updating the content of the data object being assigned. The update only happens after all right-hand side of assignments are evaluated (almost exactly the same as the signal assignment in VHDL).

The blocking assignment updates the content of the data object begin assigned immediately without delays – just like the variable assignment in VHDL.

The non-blocking assignment in SystemVerilog is to be used only for generating synchronous logic like flip-flops and latches. Do not use them for combinatorial logic!

# **Operators**

### **VHDL**

# **SystemVerilog**

logical compare	a = b
	a /= b
	a > b
	a >= b
	a < b
	a <= b
	a and b
	a or b
	not a
concatenation	a & b
bit-wise operators	a and b
(overloaded)	a or b
reduction operators	and a
(overloaded)	or a

logical compare	a == b
	a != b
	a > b
	a >= b
	a < b
	a <= b
	a && b
	a    b
	!a
concatenation	{ a, b }
bit-wise operators	a & b
	a   b
reduction operators	& a
(overloaded)	b

1-30

Be very careful of the differences! Especially the concatenation!

# Caution on the Operator Differences! (1/2)

#### **VHDL**

```
signal a, b : std_logic_vector (3 downto 0);
a <= B"0101";
b <= B"0001";
if (a and b) then -- will not compile
  report("same");
else
  report("different");
end if;
-- Fails compilation because vectors do not
-- resolve to logical true or false</pre>
```

# VHDL is strongly type enforced SystemVerilog is weakly type enforced

#### **SystemVerilog**

```
logic[3:0] a, b;
a = 4'b0101;
b = 4'b0001;
if (a && b) begin // Will compile
   $display("same");
end else begin
   $display("different");
end

// a values are OR'ed
// resulting in 1'b1
// b values are OR'ed
// resulting in 1'b1
// 1 means true in SystemVerilog
// logical and of two 1's results
// in "same" being printed
```

# Caution on the Operator Differences! (2/2)

#### **VHDL**

```
signal a, b : std_logic_vector (3 downto 0);
signal c : std_logic_vector (7 downto 0);
variable i : integer;
a <= B"0101";
b <= B"0111";
c <= a & b; -- concatenation
report "Value of c is " & to_string(c);
-- Will result in:
-- Value of c is 01010111</pre>
```

### **SystemVerilog**

```
logic[3:0] a, b;
logic[7:0] c;
a = 4'b0101;
b = 4'b0111;
c = a & b; // bit-wise and
$display("Value of c is %d", c);
// Will result in:
// Value of c is 5
```

Before using an operator, check the IEEE P1800 spec for meaning of the operator!

# **User Defined Data Type**

#### VHDL:

```
type state_e is (IDLE, START, FINISH);
type nibble_t is std_log_vector (3 downto 0);
signal curr_state, next_state : state_e;
variable nib : nibble_t;
```

### SystemVerilog:

```
typedef enum logic[2:0] {IDLE, START, FINISH} state_e;
typedef logic[3:0] nibble_t;

state_e curr_state, next_state;
nibble_t nib;
```

# **Data Object Arrays**

#### **VHDL:**

```
type byte_array is array (0 to 15) of std_logic_vector(7 downto 0);
signal payload : byte_array;
payload(10) <= 20;</pre>
```

### SystemVerilog:

```
typedef logic[7:0] byte_array_t [16];
byte_array_t payload;

// Or, much easier
logic[7:0] payload[16];
logic[7:0] payload[0:15];

payload[10] = 20;
```

# **Data Object Record/Struct**

#### **VHDL:**

```
type fifo_record_t is record
  full : std_logic;
  empty : std_logic;
  read : std_logic;
  write : std_logic;
end record ;
signal fifo_cntrl : fifo_record_t;
fifo_cntrl.read <= '0';</pre>
```

### SystemVerilog:

```
typedef struct {
  logic full;
  logic empty;
  logic read;
  logic write;
} fifo_struct_t

fifo_struct_t fifo_cntrl;

fifo_cntrl.read = 1'b0;
```

#### **Port Definition** SystemVerilog: VHDL: Data type in port Data type in port can be library IEEE; use IEEE.std\_logic\_1164.all; are signals net or variable entity vhdl adder is module sv\_adder ( : in std\_logic\_vector(3 downto 0); input wire logic[3:0] a, : in std\_logic\_vector(3 downto 0); input wire logic[3:0] b, dout : out std\_logic\_vector(4 downto 0)); output var logic[4:0] dout end entity ; directions directions in,out,inout,buffer input, output, inout 1-36

# Instantiation

#### VHDL:

```
entity A is
 port (x, y: in std logic;
        z : out std logic);
entity B is
 port ( x, y: out std_logic;
         z : in std logic);
entity top is
end entity;
architecture top block of top is
  signal x, y, z : std_logic;
begin
 c0: entity work.A
    port map (x => x, y => y, z => z);
 c1: entity work.B
     port map ( x \Rightarrow x, y \Rightarrow y, z \Rightarrow z);
end architecture;
```

### SystemVerilog:

### **Generic/Parameter**

#### VHDL:

```
// library reference left off
entity vhdl_adder is
   generic (width : integer :=8)
   port(a : in std_logic_vector(0 to width-1);
        b : in std_logic_vector(0 to width-1);
        c : out std_logic_vector(0 to width));
end entity;
```

### SystemVerilog:

```
module sv_adder #(width = 8)
    (input logic[0:width-1] a,
        input logic[0:width-1] b,
        output logic[0:width]);
...
endmodule
```

# **Behavior – Direct assignment**

#### VHDL:

### SystemVerilog:

```
library IEEE;
                                                    module sv_adder ( input logic[3:0] a,
                                                                       input logic[3:0] b,
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
                                                                       output logic[4:0] dout);
entity vhdl_adder is
 port( a : in std_logic_vector(3 downto 0);
       b : in std_logic_vector(3 downto 0);
        dout : out std_logic_vector(4 downto 0));
end entity ;
architecture adder of vhdl_adder is
  dout <= ( '0' & a ) + ( '0' & b );</pre>
                                                      assign dout = a + b;
end architecture
                                                     endmodule
```

Note the assignment operator

1-39

In SystemVerilog, the blocking assignment operator is used in combinatorial logic.

# **Behavior – Procedural (Combinatorial)**

#### VHDL:

### SystemVerilog:

```
library IEEE;
                                                    module sv_adder ( input logic[3:0] a,
                                                                      input logic[3:0] b,
use IEEE.std_logic_1164.all;
use IEEE.std logic unsigned.all;
                                                                      output logic[4:0] dout);
entity vhdl_adder is
 port( a : in std_logic_vector(3 downto 0);
       b : in std_logic_vector(3 downto 0);
       dout : out std_logic_vector(4 downto 0));
end entity ;
architecture adder of vhdl_adder is
 p0: process(a, b)
                                                      always comb begin
 begin
                                                        dout = a + b;
    dout <= ('0' & a ) + ( '0' & b );
  end process;
                                                    endmodule
end architecture ;
                              Note the assignment operator
                                                                                         1-40
```

In SystemVerilog, the blocking assignment operator is used in combinatorial logic.

#### **Behavior – Procedural (Sequential)** VHDL: SystemVerilog: module sv\_adder ( input logic[3:0] a, input logic[3:0] b, library IEEE; use IEEE.std logic 1164.all; use IEEE.std\_logic\_unsigned.all; output logic[4:0] dout); entity vhdl adder is port( a : in std\_logic\_vector(3 downto 0); : in std\_logic\_vector(3 downto 0); dout : out std logic vector(4 downto 0)); architecture adder of vhdl\_adder is p0: process(clk, rst n) always ff @(posedge clk & negedge rst n) begin begin: p0 if $(rst_n == 0)$ begin if (rst n = '0') then dout <= 2'b0; dout <= B"00"; $elsif (rising\_edge (clk)) then$ end else begin dout <= a + b; dout <= a + b; end if; end end process; end end architecture ; endmodule Note the assignment operator 1-41

In SystemVerilog, the non-blocking assignment operator is used in creating sequential logic.

# Behavior - Procedural (Output Signal used Internally)

#### VHDL:

#### SystemVerilog:

```
// library reference left off
                                                          module sv adder ( input logic[3:0] a,
                                                                             input logic[3:0] b,
entity vhdl adder is
                                                                             output logic[4:0] sum,
 port( a : in
            : in std_logic_vector(3 downto 0);
: in std_logic_vector(3 downto 0);
                                                                             output logic[4:0] dout);
        sum : buffer std_logic_vector(4 downto 0);
        dout : out     std_logic_vector(4 downto 0));
end entity;
architecture adder of vhdl_adder is
  sum <= ('0' & a ) + ( '0' & b );</pre>
                                                          assign sum = a + b;
 p0: process(clk, rst n)
                                                            always ff @(posedge clk & negedge rst n)
                                                            begin: p0
 begin
    if (rst_n = '0') then
                                                              if (rst n == 0) begin
     dout <= B"00";
                                                                dout <= 2'b0;
    elsif (rising edge (clk)) then
                                                              end else begin
      dout <= sum;</pre>
                                                                dout <= sum;
    end if;
                                                              end
  end process;
                                                            end
end architecture ;
                                                          endmodule
                                                                                                 1-42
```

In SystemVerilog, output signals driven inside the module and used internal to the module direction-wise is called an output.

### Structure - If Statements

begin

end if;

#### **VHDL**

### **SystemVerilog**

```
typedef enum logic[2:0] {IDLE, START, FINISH} state_e;
                                        state e state;
                                        always_comb begin
                                          if (state == IDLE) begin
                                            -- do something
                                          end else begin
                                            if (state == START | | state == FINISH) begin
                                               -- do other things
type state_e is (IDLE, START, FINISH);
                                            end else begin
variable state e state;
                                              -- do default things
p0: process(state) is
                                          end
 if (state = IDLE) then
                                        end
   -- do something
  elsif (state = START or state = FINISH) then
   -- do other things
    -- do default things
end process ;
```

### **Structure - Case Statements**

**VHDL** 

type state e is (IDLE, START, FINISH);

variable state\_e state;

when others

p0: process(state) is

case (state) is

when IDLE

end case ; end process ;

begin

### **SystemVerilog**

```
typedef enum logic[2:0] {IDLE, START, FINISH} state e;
                                    state_e state;
                                   always_comb begin
                                     case (state)
                                       IDLE
                                               : // do something
                                       START : // do something
                                       FINISH : // do same thing as START
                                       default : // do something
                                     endcase
                                                  // an alternative
                                    end
                                                  case (state) inside
                                                               : // do something
                                                     IDLE
                                                     START, FINISH : // do something
                                                     default : // do something
                                                    endcase
                   => -- do something
                                                  end
when START or FINISH => -- do something
                   => -- do something
```

# **Structure – Loop Statements**

#### **VHDL**

```
p0: process is -- forever loop
begin
loop
...
   next when next_expression;
   exit when exit_expression;
end loop;
end process;
```

```
-- while loop
  while condition loop
    ...
    next when next_expression;
    exit when exit_expression;
end loop;
```

```
-- for loop
  for identifier in some_range loop
    ...
    next when next_expression;
    exit when exit_expression;
end loop;
```

### **SystemVerilog**

```
// forever loop
always_comb begin
  while(1) begin
    ...
    if (continue_expression) continue;
    if (exit_expression) break;
  end
end
```

```
// while loop
while (condition) begin
...
  if (continue_expression) continue;
  if (exit_expression) break;
end
```

```
// for loop
  for (int i=0; i<8; i++) begin
    ...
    if (continue_expression) continue;
    if (exit_expression) break;
end</pre>
```

# Implementation - Function

#### VHDL:

```
// library reference left off
entity vhdl add is
 port(a, b : in std logic;
       dout : out std logic vector(1 down to 0);
end entity ;
architecture adder of vhdl add is
  function vhd_add (x, y : in std_logic)
    return std logic vector is
                                                    SystemVerilog:
    variable sum : std logic vector(1 downto 0);
                                       module sv add (input logic
    sum := ('0' \& x) + ('0' \& y);
    return sum;
                                                        output logic[1:0] dout);
 end function vhd add;
                                         function logic[1:0] sv_add(logic x, y);
                                           return x + y;
  dout <= vhd add(a, b);</pre>
                                         endfunction: sv add
end architecture ;
                                         assign dout = sv add(a, b);
                                       endmodule
```

# Implementation - Procedure/Task

#### VHDL:

### SystemVerilog:

```
// entity definition left off
architecture read_memory of vhdl_cpu is

-- Only used for simulation
   procedure read_data ( ... ) is
   begin
     -- read_data code
   end procedure;
begin
   behavior_code: process is
   -- some signal/variable declaration
   begin
     -- do something
     read_data(...); -- execute procedure
     -- do more things
   end
   end process;
end architecture;
```

```
module sv_cpu ( /* list left off */ );

// Only create for simulation
  task read_data( ... );
  // read_data code
  endtask: task

initial begin
  // some variable declaration
  // do something
  read_data(...); // execute task
  // do more things
end

endmodule
```

# **Package**

#### VHDL:

User must instantiate the package

### SystemVerilog:

Can only have one definition

```
package PKG EXAMPLE is
                                      User change-able
  generic (width : integer); -
  type STATE is (RESET, IDLE, DONE);
  function some_function (...) return return type;
end package ;
package body PKG_EXAMPLE is
  function some function (...) return return type is
  begin ... end function ;
end package body;
package my pkg is new work.PKG EXAMPLE generic map (width => 32);
use work.my pkg.all;
                               Cannot be changed!
package pkg_example;
  parameter width = 32;
  typedef enum logic[1:0] {RESET, IDLE, DONE} state e;
  function automatic return_type some_function(...)
  endfunction
                 User must specify functions to be automatic
endpackage
import pkg_example::*;
                                                               1-48
```

### **Generate Mechanism: VHDL**

```
entity fa is port (cin, a, b: in std logic; sum, cout: out std logic); end entity;
entity adder is
 port ( ... ); -- port list unimportant to subject matter
end entity ;
architecture implementation of adder is
  signal carry i, carry o : std logic vector(7 downto 0);
  component fa
    port (cin, a, b : in std logic;
          sum, cout : out std logic);
  end componet;
begin
  carry i(0) <= cin; carry i(7 downto 1) <= carry o(6 downto 0); cout <= carry o(7);</pre>
  gen adder: for i in 0 to 7 generate
 begin
    fa inst : fa
     port map(cin > carry i(i), a > a(i), b > b(i), cout = carry o(i), sum > sum(i));
  end generate;
end architecture ;
```

# **Generate Mechanism: SystemVerilog**

```
module fa(input logic cin, a, b, output logic cout, sum);
   assign { cout, sum } = cin + a + b ;
endmodule

module adder(input logic cin, logic[7:0] a, b, output logic cout, logic[7:0] sum);

logic[7:0] carry_o, carry_i;
   assign carry_i[0] = cin;
   assign carry_i[7:1] = carry_o[6:0];
   assign cout = carry_o[7];
   genvar i;
   generate
   for (i = 0; i <= 7; i = i+1) begin
    fa fa_i(.cin(carry_i[i]), .a(a[i]), .b(b[i]), .cout(carry_o[i]), .sum(sum[i]));
   end
   endgenerate
endmodule</pre>
```

Agenda		
	i Introduction	
	1 Basic SystemVerilog Features	
	2 Implementing User Logic Intent	
	3 Advanced SystemVerilog Features	
	4 Achieving High QoR – Coding	
	CS Customer Support	
	2-1	

# **Unit Objectives**



After completing this unit, you should be able to:

- Write RTL code for combinatorial logic
- Avoid unintended latch
- Avoid synthesis/simulation mismatch
- Create registers with synchronous/asynchronous reset
- Understand the meaning of full and parallel
- Use enum data type for state machines

# **Typical Hardware Logic Needs**

### Combinatorial logic

• Mathematical operation, multiplexer

#### Latch

• Level sensitive data capture

### Register

• Pipeline segment, state machine, shift register, register file

### ■ Tri-state logic

• Single direction (output), bi-direction (inout)

### Implement in SystemVerilog with: (same as Verilog)

- always
- assign

# **Achieving User Logic Intent**

**Combinatorial Logic/Latches** 

Meaning of full/parallel

Registers

**State Machines** 


Wildcard & Tri-state Logic

# Issues with Verilog always Block: Simulation Mismatch

### Incomplete sensitivity list

• Results in synthesis & simulation mismatch


#### **Original Verilog code**




Synthesis view of original Verilog code

always @(A, B, C) begin
D = (A & B) | C;
end

#### **Pre-synthesis simulation**




#### Post-synthesis simulation




# Issues with Verilog always Block: Unintended Latch

#### Incomplete branch


• Results in unintended latch – both synthesis & simulation



#### **Pre-synthesis simulation**



#### Post-synthesis simulation



### SystemVerilog always Block

#### User can now specify design intent

always\_ff models sequential logic

■ always comb models combinational logic

```
if (!mode) y = a + b; else y = a - b; No sensitivity list Executes at time zero

Auto triggers at change of variables
```

always\_latch models latch-based logic

```
No sensitivity list Executes at time zero

| q <= d; | Auto triggers at change of variables |
```

## **Unintentional Latch – Example #1 (Verilog & SystemVerilog)**

#### ■ Incomplete if branch specification

```
always @(a) begin
        if (a) begin
Missing
           b = 1'b1;
 else
        end
       end
                Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST |
                       | Latch | 1 | N | N | N | N | - | -
             ______
             Presto compilation completed successfully.
       always comb begin
        if (a) begin
Missing
           b = 1'b1;
else
       end
               Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST |
               b_reg | Latch | 1 | N | N | N | - | - | - |
             ______
             Warning: ./rtl/test.sv:3: Netlist for always comb block contains a latch.
             Presto compilation completed successfully.
                                                                   2-8
```

# **Unintentional Latch – Solution for Example #1**

#### Drive output under all cases

```
always_comb begin
  b = 1'b0;
  if(a) begin
   b = 1'b1;
  end
end
end

always_comb begin
  if(a) begin
  if(a) begin
  b = 1'b1;
  end else begin
  b = 1'b0;
  end
end
```

Running PRESTO HDLC
Presto compilation completed successfully.

### **Unintentional Latch – Example #2 (Verilog)**

- Incomplete if branch specification
  - With else statements

```
module case_latch (input logic [2:0] sel, din, output logic dout);
   always @(sel, din) begin // What if sel == 0 ?
      if (sel[0]) begin
         dout = din[0];
      end else begin
         if (sel[1]) begin
            dout = din[1];
         end else begin
            if (sel[2]) begin
Missing
                 dout = din[2];
 else
      end
                Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST |
   end
endmodule
              Presto compilation completed successfully.
              Elaborated 1 design.
                                                                                   2-10
```

### **Unintentional Latch – Example #2 (SystemVerilog)**

- Incomplete if branch specification
  - With else statements

```
module case latch (input logic [2:0] sel, din, output logic dout);
  always_comb begin // What if sel == 0 ?
     if (sel[0]) begin
       dout = din[0];
     end else begin
       if (sel[1]) begin
          dout = din[1];
       end else begin
          if (sel[2]) begin
Missing
             dout = din[2];
 else
     ______
       Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST |
  end
         dout_reg | Latch | 1 | N | N | N | N | - | - | - |
endmod
     ______
     Warning: ./rtl/test.sv:2: Netlist for always_comb block contains a latch (dout_reg).
     Presto compilation completed successfully.
                                                                   2-11
```

# **Unintentional Latch – Solution for Example #2**

#### Drive output under all cases

```
module case latch (input logic [2:0] sel, din, output logic dout);
   always_comb begin // What if sel == 0 ?
      dout = 1'b0; // set output to known default value if sel == 0
      if (sel[0]) begin
         dout = din[0];
                                                    Coding priority is
      end else begin
                                                          from
         if (sel[1]) begin
                                                      top to bottom
             dout = din[1];
         end else begin
             if (sel[2]) begin
                 dout = din[2];
             end
                                      din[2]
         end
      end
   end
                                      din[1]
endmodule
                                      sel[1]
                                      din[0]
                                      sel[0] □
                                                                                     2-12
```

### Unintentional Latch - Avoid x as Solution for Example #2

#### Drive output under all cases

```
module case latch (input logic [2:0] sel, din, output logic dout);
   always_comb begin // What if sel == 0 ?
      dout = 1'b0; // set output to known default value if sel == 0
//
      dout = 1'bx;
                     // 'x is treated by DC as a don't care, BUT!
                     // 'x is treated by simulation as unknown and may
                      // cause a pre/post synthesis simulation mismatch.
      if (sel[0]) begin
         dout = din[0];
                              See the next module on the meaning
      end else begin
                                 of full and parallel for an
         if (sel[1]) begin
                              equivalent solution to dout = 1'bx
            dout = din[1];
         end else begin
            if (sel[2]) begin
                dout = din[2];
            end
         end
   end
endmodule
```

### Alternative if Statement Coding Style

#### Serialized if statements

```
module case_latch (input logic [2:0] sel, din, output logic dout);
   always_comb begin // What if sel == 0 ?
      dout = 1'b0; // set output to known default value if sel == 0
      if (sel[0]) begin
                                                Coding priority is
         dout = din[0];
                                                      from
      end
      if (sel[1]) begin
                                                  bottom to top
         dout = din[1];
      end
      if (sel[2]) begin
         dout = din[2];
                                din[0] =
      end
   end
endmodule
                                                                      Data Out
                                sel[1] □
                                din[2] □
                                sel[2] □
```

# **Unintentional Latch – Example #4 (Verilog)**

- Incomplete case branch specification
  - DC can tell you

### **Unintentional Latch – Example #4 (SystemVerilog)**

- Incomplete case branch specification
  - DC can tell you

### **Unintentional Latch – Example #4 (SystemVerilog)**

#### Complete case branch specification

• Incomplete output specification

# **Unintentional Latch – Solution for Example #4**

#### ■ Drive <u>all</u> output under all cases

Even without completing all possible "else" conditions, latches can be eliminated by driving all outputs by default at the beginning of the always\_comb block

# **Achieving User Logic Intent**

**Combinatorial Logic/Latches** 

Meaning of full/parallel

Registers

**State Machines** 

Wildcard & Tri-state Logic

# Meaning of full

```
Statistics for case statements in always block at line 3 in file './rtl/test.sv'

Line | full/pa/allel |

auto/auto |

Inferred memory devices in process ...
```

#### full: All possible case branches are coded

	full	parallel
auto	DC detected all case branches are coded (may prevent latch)	
no	DC detected <u>not</u> all case branches are coded (possible latch)	
user	User specified all <u>possible</u> case branches are coded (may prevent latch)	

# Meaning of parallel

```
Statistics for case statements in always block at line 3 in file './rtl/test.sv'

Line | full/parallel |

auto/auto |

Inferred memory devices in process ...
```

- full: All possible case branches are coded
- Parallel: Branches are <u>mutually exclusive</u> priority logic not needed

	full	parallel	
auto	DC detected all case branches are coded (may prevent latch)	DC detects all branches are mutually exclusive (enables logic sharing optimization)	
no	DC detected <u>not</u> all case branches are coded (possible latch)	DC does <u>not</u> detect all branches are mutually exclusive (priority logic may be required)	
user	User specified all <u>possible</u> case branches are coded (may prevent latch)	User specifies all branches are mutually exclusive (enables logic sharing optimization)	

## **User Specified full Condition**

```
Statistics for case statements in always block at line 3 in file './rtl/test.sv'
       Line | full/parallel
      _____
   Inferred memory devices in process ...
        always_comb begin
                                              e coded
■ fu
          priority case (din)
                        : dout[0] = 1'b1;
                                              clusive - priority logic not needed
■ Pa
                        : dout[1] = 1'b1;
          endcase
                                                                parallel
auto DC detected all case pranches are coded
                                              DC detects all branches are mutually exclusive
                                              (enables logic sharing optimization)
     (may prevent latch)
                                              DC does not detect all branches are mutually
no
     DC detected not all case branches are coded
     (possible latch)
                                              exclusive (priority logic may be required)
     User specified all <u>possible</u> case branches are
                                              User specifies all branches are mutually
     coded (may prevent latch)
                                              exclusive (enables logic sharing optimization)
                                                                                          2-22
```

### User Specified parallel Condition

```
Statistics for case statements in always block at line 3 in file './rtl/test.sv'
   _____
       Line | full/parallel
      _____
   Inferred memory devices in process ...
         CAUTION!
                                always comb begin
  requires VCS 2017.12
                                  dout - '0;
                                  unique0 case (din)
                                                                    c not needed
       or later version
                                               : dout[0] = 1'b1;
                                    1,3,5
                                               : dout[1] = 1'b1;
                                  endcase
     DC detected all case branche
                                                                    itually exclusive
                                end
     (may not prevent latch)
                                           (onabioo logio onaring opiirinzation)
     DC detected not all case branches are coded
                                           DC does not detect all branches are mutually
no
     (possible latch)
                                           exclusive (priority logic may be required)
     User specified all possible case branches are
                                           User specifies all branches are mutually
user
     coded (may not prevent latch)
                                           exclusive (enables logic sharing optimization)
                                                                                    2-23
```

### User Specified full and parallel Condition

```
Statistics for case statements in always block at line 3 in file './rtl/test.sv'
  Line | full/parallel |
  -----
   5 user/user
Inferred memory devices in process ...
```

always comb begin

- full: All possible case
- Parallel: Branches ar

```
full
                                             1,3,5
                                          endcase
      DC detected all case branche
auto
                                        end
      (may not prevent latch)
      DC detected <u>not</u> all case branches are coded
no
      (possible latch)
      User specified all possible case branches are
                                                      User specifies all branches are mutually
      coded (may not prevent latch)
                                                      exclusive (enables logic sharing optimization)
```

unique case (din) c not needed 0, 2, 4: dout[0] = 1'b1; : dout[1] = 1'b1;itually exclusive (onabioo logio onaring opiiniization) DC does not detect all branches are mutually exclusive (priority logic may be required)

# **Effects of Full and Parallel Examples**

#### For synthesis

- If all outputs are driven in all cases
  - But, not all possible cases are specified, latches are generated

```
always_comb begin

case (1'b1)
    sel[0] : dout = A && B;
    sel[1] : dout = A || B;
    sel[2] : dout = ^(A + B);
    endcase
end

What if sel == '0?
```

```
| Line | full / narallel | | |
| 3 | no / no |
| Register Name | Type | Width | ... |
| dout_reg | Latch | 1 | ... |
```

### Effects of Full and Parallel Examples - One Solution

#### For synthesis

User Logic Intent

- If all outputs are driven in all cases
  - But, not all possible cases are specified, latches are generated
- A possible solution:
  - Drive all outputs before case statements


```
always comb begin
   dout = '1;
   case (1'b1)
      sel[0]
             : dout = A \&\& B;
      sel[1] : dout = A \mid \mid B;
             : dout = ^(A + B);
      sel[2]
   endcase/
end
       What if sel == '0
```

```
Line
                              full/ parallel
                                  no/no
Presto compilation completed successfully
```

is <u>not allowed</u> by design?

### **Effects of Full and Parallel Examples – Downside to Solution**

- If all outputs are driven in all cases
  - But, not all possible cases are specified, latches are generated
- A possible solution:
  - Drive all outputs before case statements



### Effects of Full and Parallel Examples – A Temptation

#### For synthesis

- If all outputs are driven in all case NOT USE X as
- A possible solution:
- But, not all possible cases are specified, latches are generated
   DON'T CAR
  - Drive all outputs before case statements

always_comb begin				
dout = 'x;				
case (1'b1)				
sel[0]	One might be tempted			
sel[1]				
sel[2]	to use 'x as don't cares			
endcase	to get logic optimization			
end	8 8 1			

Code Style	Cell Count	Timing (WNS)	Area	Net
Set default output	18	-5.15	49.30	27
Use ′x as don't care	40	-3.75	94.29	49



Can cause a lot of problems for simulation testbenches

### Effects of Full and Parallel Examples - Better Solution

- If all outputs are driven in all cases
  - But, not all possible cases are specified, latches are generated
- A better solution:
  - Set SystemVerilog priority on the case statement

```
always_comb begin
// dout = 'x;
priority case (1'b1)
    sel[0] : dout = A && B;
    sel[1] : dout = A || B;
    sel[2] : dout = ^(A + B);
endcase
end


If sel == '0
    is not allowed by design
```

Code Style	Cell Count	Timing (WNS)	Area	Net
Set default output	18	-5.15	49.30	27
Use 'x as don't care	40	-3.75	94.29	49



### Effects of Full and Parallel Examples – Good for Simulation


- If all outputs are driven in all cases
  - But, not all possible cases are specified, latches are generated
- A better solution:
  - Set SystemVerilog priority on the case statement



Code Style	Cell Count	Timing (WNS)	Area	Net
Set default output	18	-5.15	49.30	27
Use 'x as don't care	40	-3.75	94.29	49
Use priority	40	-3.75	94.29	49
Line   full / Marallel				
32		user no		

### Effects of Full and Parallel Examples - Applying unique

- If all outputs are driven in all cases
  - But, not all possible cases are specified, latches are generated
- Another possible solution:
  - If each case statement is mutually exclusive with each other




Code Style	Cell Count	Timing (WNS)	Area	Net
Set default output	18	-5.15	49.30	27
Use priority	40	-3.75	94.29	49
Use unique	29	-3.68	61.50	38
Line full / parallel				
32 user / user				


## **Effects of Full and Parallel Examples**


#### For synthesis

- If all outputs are driven in all cases
  - But, not all possible cases are specified, latches are generated
- Another possible solution:
  - If each case statement is mutually exclusive with each other



Code Style	Cell Count	Timing (WNS)	Area	Net
Set default output	18	-5.15	49.30	27
Use priority	40	-3.75	94.29	49
Use unique	29	-3.68	61.50	38





# **Achieving User Logic Intent**

**Combinatorial Logic/Latches** 

Meaning of full/parallel

Registers

**State Machines** 

Wildcard & Tri-state Logic

### **Register Synthesis**

#### Registers are synthesized when:


- ALL signals in the always event list have an associated edge:
  - posedge clk, negedge reset\_n
- Coding recommendations:
  - Use always\_ff construct to synthesize register
  - Use Verilog non-blocking assignment (<=) for variable assignments inside the always\_ff block
    - Otherwise, a simulation race condition may occur
    - ♦ And, simulation mismatch between pre-synthesis and post-synthesis can happen

### Register – Example #1 (Verilog and SystemVerilog) Where is the flip flop? Missing edge Verilog: always @(clk) begin $d <= (a \& b) \mid c;$ Running PRESTO HDLC Presto compilation completed successfully. Missing edge SystemVerilog: always\_ff @(c1k) begin $d \ll (a \& b) \mid c;$ end Running PRESTO HDLC Warning: ./rtl/ff.sv:2: Netlist for always\_ff block does not contain a flip-flop. (ELAB-976) 2-36

# Register – Solution for Example #1

### Specify an edge for the clock

```
always_ff @(posedge clk) begin
  d <= (a & b) | c;
end</pre>
```



| Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST |
| d\_reg | Flip-flop | 1 | N | N | N | N | N | N | N |

# Register – Example #2 (Verilog and SystemVerilog)

Intent: asynchronous reset register

Reported error:

```
Running PRESTO HDLC Error: ./rtl/ff.sv:2: The event depends on both edge and nonedge expressions, which synthesis does not support. (ELAB-91)
```

## Register - Solution for Example #2

Specify an edge for the asynchronous control

d\_reg | Flip-flop | 1 | N | N

```
always @(posedge clk, negedge rstN) begin
   if (!rstN)
      d \ll 0;
   else
      d \ll (a \& b) \mid c;
 end
       always ff @(posedge clk, negedge rstN) begin
          if (!rstN)
            d <= 0;
         else
            d \ll (a \& b) \mid c;
                 Running PRESTO HDLC
                 Presto compilation completed successfully.
Register Name | Type
                                                  N | N | N | N |
```


Document downloaded by Chandan Lapasia on 11/13/2019 10:05:45 PM PST.

# Register – Example #3 (SystemVerilog)

■ Intent: <u>synchronous</u> set register

```
always_ff @(posedge clk, negedge setN) begin
  if (!setN)
   d <= '1; // 1 implies set
  else
   d <= (a & b) | c;
end</pre>
Unintentional edge
```

- Not recognized as synchronous event
  - A signal listed as an edge event, when used in the first if statement, is interpreted as an <u>asynchronous</u> event




# Register – Partial Solution for Example #3

■ Intent: <u>synchronous</u> set register

```
always_ff @(posedge clk) begin
  if (!setN)
   d <= '1; // 1 implies set
  else
   d <= (a & b) | c;
end</pre>
Remove synchronous
  signal from event list
```

Not recognized as a synchronous implementation pin in a cell



# Register – Solution for Example #3

■ Intent: <u>synchronous</u> set register

Synopsys directive to use sync set/reset cells

```
// synopsys sync_set_reset "setN"
always_ff @(posedge clk) begin
  if (!setN)
    d <= '1; // 1 implies set
  else
    d <= (a & b) | c;
end</pre>
Signal name must match
```

 Will be mapped to a synchronous pin if technology library supports synchronous register cells

# **Achieving User Logic Intent**

**Combinatorial Logic/Latches** 

Meaning of full/parallel

Registers

**State Machines** 

Wildcard & Tri-state Logic

# SystemVerilog Enumerated Variables (1/2)

Create enumerated data types:

Enumerated data type

typedef enum [val\_type] {named representation} type\_e;

• val\_type defaults to int

ASCII representation of value

typedef enum {IDLE, INIT, START} state\_enum; // val\_type is int
// typedef enum logic[2:0] {IDLE=3'b001, INIT=3'b010, START=3'b100} state\_enum;
// typedef enum logic[2:0] {state[3]} state\_enum;

User can specify value for the enumerated representation

## SystemVerilog Enumerated Variables (2/2)

Create enumerated data types:

Enumerated data type

```
typedef enum [val_type] {named representation} type_e;
```

val\_type defaults to int

Variable creation

Create enum variables:

```
type e var name [=initial value];
```

enum variables can be displayed as ASCII with %p radix

```
typedef enum {IDLE, INIT, START} state_enum; // val_type is int
// typedef enum logic[2:0] {IDLE=3'b001, INIT=3'b010, START=3'b100} state_enum;
// typedef enum logic[2:0] {state[3]} state_enum;
state_enum st, nxt;
$display("Current State = %p", st); // displays ASCII
$display("Next State = %0d", nxt); // displays decimal value
```

## **Binary Encoded FSM Example (1/2)**

```
// Binary encode three machine states
  Enum
               typedef enum {IDLE, INIT, START} state enum;
 variable
               state enum st, nxt;
 creation
               always_comb begin // state transition logic
                 case (st)
                    IDLE: if (select) nxt = INIT;
Binary state
                    INIT: begin dout = 1'b1; nxt = START; end
                    START: dout = 1'b0;
coding style
                 endcase
               end
               always ff @(posedge clk, negedge rstN) begin
State register
                 if (!rstN) st <= IDLE;
                 else
                            st <= nxt;
                                                  Why 32 bits?
               end
           Inferred memory devices in process ...
         Why latches?
                 dout reg
                                                                                2-46
```

## **Binary Encoded FSM Example (2/2)**

```
// Binary encode three machine states
                 typedef enum { IDLE, INIT, START} state enum;
                 state enum
                 always(
                                                 insition logic
                         Unspecified value data
                   case
                          type defaults to int
                                                 INIT;
                      INIT: pegin aout = 1 pl; nxt = START; end
                      START: dout = 1'b0;
                   endcase
Output not driven
                  nd
  in all cases!
                  lways ff @(posedge clk, negedge rstN) begin
                   if (!rstN) st <= IDLE;
                   else
                               st <= nxt;
                                                     Why 32 bits?
                 end
             Inferred memory devices in process ...
          Why latches?
                   dout reg
                                                                                   2-47
```


#### **Binary Encoded FSM Solution**

```
// Binary encode three machine states
                    typedef enum logic [1:0] {IDLE, INIT, START} state enum;
                    state enum st, nxt;
                    always comb begin
                                         Specify the desired number of bits
Drive all outputs
                     dout = 1'b0;
                      nxt = IDLE;
to avoid
                      case (st)
unintentional latch
                        IDLE: if (select) nxt = INIT;
                        INIT: begin dout = 1'b1; nxt = START; end
                        START: dout = 1'b0;
                      endcase
                    always_ff @(posedge clk, negedge rstN)
                                                             statistics for FSM inference:
                      if (!rstN) st <= IDLE;</pre>
                                                               state register: st
                      else
                                 st <= nxt;
                                                               states
                                                               IDLE:
                                                                             00
   HDL Compiler creates a finite state machine inference report
                                                                             01
   when you set hdlin reporting level to basic+fsm.
                                                                             10
                                                               total number of states: 3
                                                                                       2-48
```

# **State Machine Coding Styles and Effects of Switches**

- Three common forms of coding styles for state machine:
  - Binary
  - One-hot (binary case)
  - One-hot
- unique case and unique0 case effects on these coding styles

#### Binary Encoded FSM Example - QoR



#### Binary Encoded FSM Example with unique0 case - QoR

```
typedef enum logic [2:0] {IDLE, INIT, START, WORK, END} state enum;
state enum st, nxt;
always comb begin
                                             Line | full / parallel |
 dout = c;
                                     ______
 nxt = IDLE;
 unique0 case (st) < Apply unique0
                                     123 no / user
                                     IDLE: if (en) nxt = INIT;
                                                   Parallel recognition changes
   INIT: begin dout = ^a; nxt = START; end
   START: begin dout = ^(a+b); if (en) nxt = WORK; else
                                                      from auto to user
   WORK: if (en) begin dout = ^(a+b); nxt = WORK; end e
   END:
         dout = ^b;
 endcase
end
                     Cell Count
                               Timing (WNS)
      Code Style
                                          Area
                                                Net
                                                        Results are
     Binary case
                       118
                                 -4.33
                                          329.88
                                                140
                                                         identical!
   with unique0 case
                                                140
                       118
                                 -4.33
                                          329.88
```

unique0 does help simulation to detect violation of mutually exclusive case!

#### Binary Encoded FSM Example with unique case - QoR

```
typedef enum logic [2:0] {IDLE, INIT, START, WORK, END} state enum;
state enum st, nxt;
always comb begin
                                             Line | full / parallel |
 dout = c;
                                     _____
 nxt = IDLE;
                                     123 user / user
 unique case (st) < Apply unique
                                     IDLE: if (en) nxt = INIT;
                                                           Full recognition also
   INIT: begin dout = ^a; nxt = START; end
   START: begin dout = (a+b); if (en) nxt = WORK; else nxt = E
                                                            changes to user
   WORK: if (en) begin dout = (a+b); nxt = WORK; end else nxt
   END:
         dout = ^b;
 endcase
end
                                                        Improvement in one
      Code Style
                     Cell Count
                               Timing (WNS)
                                           Area
                                                 Net
                                                         QoR may comes at
      Binary case
                       118
                                  -4.33
                                          329.88
                                                 140
                                                           cost of another
   With unique case
                                                 133 4
                       111
                                  -4.38
                                          315.91
```

unique/unique0 can help simulation catch full/parallel violations

#### An Alternative FSM Solution: One Hot (Binary case)

```
typedef enum logic[4:0]{IDLE='b00001, INIT='b00010, START='b00100, WORK='b01000, END='b10000} state enum;
state_enum st, nxt;
always comb begin
                        Only one bit is high
  dout = c;
  nxt = IDLE;
                            for all states
  case (st)
    IDLE: if (en) nxt = INIT;
    INIT: begin dout = ^a; nxt = START; end
    START: begin dout = ^(a+b); if (en) nxt = WORK; else nxt = END;
    WORK: if (en) begin dout = (a+b); nxt = WORK; end else nxt = END;
            dout = ^b;
    END:
  endcase
end
                          Cell Count
       Code Style
                                       Timing (WNS)
                                                      Area
       Binary case
                                                             140
                                          -4.33
                                                     329.88
    With unique case
                                          -4.38
                             111
                                                     315.91
                                                             133
    One Hot Binary case
                             107
                                          -4.84
                                                     313.62
                                                             131
```

#### An Alternative FSM Solution: One Hot (Binary case)

```
typedef enum logic[4:0]{IDLE='b00001, INIT='b00010, START='b00100, WORK='b01000, END='b10000} state enum;
state_enum st, nxt;
always comb begin
                                                                  full / parallel
  dout = c;
 nxt = IDLE;
                      Apply unique
                                               123 user / user
 unique case (st) <</pre>
                                           ______
    IDLE: if (en) nxt = INIT;
    INIT: begin dout = ^a; nxt = START; end
    START: begin dout = ^(a+b); if (en) nxt = WORK; else nxt = END;
    WORK: if (en) begin dout = (a+b); nxt = WORK; end else nxt = END;
           dout = ^b;
    END:
 endcase
end
                        Cell Count
       Code Style
                                   Timing (WNS)
                                                  Area
      Binary case
                                       -4.33
                                                 329.88
                                                        140
    With unique case
                           111
                                       -4.38
                                                 315.91
                                                        133
   One Hot Binary case
                           107
                                       -4.84
                                                 313.62
                                                        131
One Hot Binary unique case
                           103
                                       -4.56
                                                 303.96
                                                        124
                                                                                    2-54
```


#### Another FSM Solution: One Hot (Binary One Hot case)

```
typedef enum logic[4:0]{IDLE='b00001, INIT='b00010, START='b00100, WORK='b01000, END='b10000} state enum;
state_enum st, nxt;
always comb begin
                                                               full / parallel
 dout = c;
                                         ______
 nxt = IDLE;
                 case on "true" state
                                            123 no / no
 case (1'b1) <
                                         ______
   st[0]: if (en) nxt = INIT;
   st[1]: begin dout = ^a; nxt = START; end
   st[2]: begin dout = ^(a+b); if (en) nxt = WORK; else nxt = END;
           if (en) begin dout = (a+b); nxt = WORK; end else nxt = END;
           dout = ^b;
   st[4]:
 endcase
      Code Style
                       Cell Count
                                  Timing (WNS)
                                               Area
                                                      Net
      Binary case
                          118
                                     -4.33
                                               329.88
                                                      140
    With unique case
                          111
                                     -4.38
                                               315.91
                                                      133
   One Hot Binary case
                          107
                                     -4.84
                                               313.62
                                                      131
One Hot Binary unique case
                          103
                                     -4.56
                                               303.96
                                                      124
   One Hot case (1'b1)
                                     -4.33
                          124
                                               354.79
                                                      146
                                                                                2-55
```

#### Another FSM Solution: One Hot (Binary One Hot case)

```
typedef enum logic[4:0]{IDLE='b00001, INIT='b00010, START='b00100, WORK='b01000, END='b10000} state enum;
state_enum st, nxt;
always comb begin
                                                                  full / parallel
  dout = c;
                                              _____
  nxt = IDLE;
 unique case (1'b1) < Apply unique
                                                123 user / user
                                           _____
    st[0]: if (en) nxt = INIT;
    st[1]: begin dout = ^a; nxt = START; end
                                                            Full and parallel both
    st[2]: begin dout = (a+b); if (en) nxt = WORK; else
                                                              changes to user
    st[3]:
            if (en) begin dout = ^(a+b); nxt = WORK; end
            dout = ^b;
    st[4]:
       Code Style
                        Cell Count
                                   Timing (WNS)
                                                 Area
                                                        Net
       Binary case
                           118
                                       -4.33
                                                 329.88
                                                        140
    With unique case
                           111
                                       -4.38
                                                 315.91
                                                        133
   One Hot Binary case
                           107
                                       -4.84
                                                 313.62
                                                        131
One Hot Binary unique case
                           103
                                       -4.56
                                                 303.96
                                                        124
   One Hot case (1'b1)
                           124
                                       -4.33
                                                 354.79
                                                        146
One Hot unique case (1'b1)
                           103
                                       -4.56
                                                 303.96
                                                        124
                                                                                   2-56
```

#### Another FSM Solution: One Hot (Binary One Hot case)



# **Achieving User Logic Intent**

**Combinatorial Logic/Latches** 

Meaning of full/parallel

Registers

**State Machines** 

Wildcard & Tri-state Logic

## Unknown (x) Caveat

#### For simulation

■ x is defined to be unknown NOT don't care!

Logical equality (==) comparison views **x** as an unknown and the result is **unknown**. **unknown** is not true.

```
if (In_A[7:0] == 8'b00xx11xx)
  begin
    Data_Out = 1'b1;
end
else
  begin
    Data_Out = 1'b0;
end
Data_Out = 1'b0;
```

## Unknown (x) Caveat


#### For synthesis

x is also treated as unknown NOT don't care!

Synthesis also views any comparison with **x** as false.

Consequently, synthesized hardware agrees with simulation result.

```
if (In_A[7:0] == 8'b00xx11xx)
   begin
        Data_Out = 1'b1;
   end
else
   begin
        Data_Out = 1'b0;
end
```



# SystemVerilog Equality (==?) & Inequality (!=?) Operators

#### SystemVerilog comparison operators supports wildcard

- ==? and !=? (new in SystemVerilog)
  - Allows don't-care bits to be masked from the comparison
- Treats x, z and ? in the right operand, as wildcards and are not compared to the left operand
- Does not treat x and z on the left hand side as wildcards!



Right operand must be a constant

```
logic [3:0] din;
assign dout = (din ==? 4'b???0);
// assign dout = ~din[0] // only bit 0 is considered
```

## SystemVerilog case inside Wildcard Statement

- case statement supports set membership through inside keyword
  - Wildcard (?) and range ([low:high]) are supported

#### casex and casez Statements (Verilog)

#### Legacy Verilog case wildcard


- casex allows "x", "z", "?" to be treated as "don't care" in case items
- casez allows "z", "?" to be treated as "don't care" in case items
- Synthesis does not support wildcard in casex and casez expressions
  - casex(3'b?0?) // Not supported by Synthesis
  - casez (3'b?0?) // Not supported by Synthesis

```
casex (status)
  3'b0?0 : task2(); // matches 'b000 'b010 'b0x0 'b0z0
endcase
casez (status)
  3'b0?0 : task2(); // matches 'b000 'b010 'b0z0
endcase
casex (3'b?0?) // Not supported by synthesis
casez (3'b?0?) // Not supported by synthesis
```

## **Synthesis of a Tri-state Gate**

- Tri-state signal must be a net (wire) type
- Tri-state signal must be driven in a continuous assignment statement
  - Conditional assignment of 'z implies the synthesis of a tri-state gate

```
wire logic D_Out;
assign D_Out = (Use_B) ? B : 'z;
```



# **Unit Objectives**



After completing this unit, you should be able to:


- Write RTL code for combinatorial logic
- Avoid unintended latch
- Avoid synthesis/simulation mismatch
- Create registers with synchronous/asynchronous reset
- Understand the meaning of full and parallel
- Use enum data type for state machines

# Lab 1: RTL Logic Intent



30 min

#### **Getting intended logic from Synthesis**



# **Appendix**

Disabling unique/unique0/priority warning at time 0

## Disabling unique/unique0/priority Warnings at Time 0

- SystemVerilog unique/unique0/priority key words serves different purposes for synthesis and simulation
- For synthesis, these key words allow synthesis tools to perform synthesis optimization
- For simulation, these key words serve as assertions to catch problems during simulation
  - But, there is a downside for simulation at time 0
  - At time 0, variables are typically at the default value of 'x, which causes all statements with these key words to issue a warning
  - A typical solution is to disable the assertion at time 0, and reenable them after reset

## unique/unique0/priority Warnings at Time 0

SystemVerilog unique/unique0/priority key words causes simulation time 0 warning

2-69

An example of the warning:

Warning-[RT-NCMUCS] No condition matches in statement ./test.sv, 55

No condition matches in 'unique case' statement. 'default' specification is missing, inside top.dut, at time 0ps.

## unique/unique0/priority Warnings Solution

#### Solution is to turn assertion off at time 0, and reenable after reset:

```
// $assertcontrol(control[,[assert_type][,directive_type][,[levels][,list_scopes]]]])
let ON = 3; let OFF = 4;
let UNIQUE = 32; let UNIQUE0 = 64; let PRIORITY = 128; // assert_type
let ASSERT = 1; // directive_types
let ALL_LVLS = 0; let THIS_LVL = 1; // 0 (all levels). 1 (scope of assertion)

module top;
unique_case dut(.*);
initial begin
    $assertcontrol(OFF, UNIQUE | UNIQUE0 | PRIORITY , ASSERT, ALL_LVLS, dut);
    // choose when you want them to be turned on
    @(negedge rst_n);
    $assertcontrol(ON, UNIQUE | UNIQUE0 | PRIORITY, ASSERT, ALL_LVLS, dut);
end
endmodule
```

2-70

The assertion control would show in the log file like the following:

```
Stopping Unique/Priority checks at time 0ps: Level = 0 arg = top.dut (Source - ./test.sv,100)
Starting Unique/Priority checks at time 110000ps: Level = 0 arg = top.dut (Source - ./test.sv,124)
```

Agenda		
	i Introduction	
	1 Basic SystemVerilog Features	0)
	2 Implementing User Logic Intent	0
	3 Advanced SystemVerilog Features	
	4 Achieving High QoR – Coding	
	CS Customer Support	
		3-1

# **Unit Objectives**



After completing this unit, you should be able to:

- Describe the difference between packed and unpacked array
- Use struct to create encapsulated data structure
- Use interface to simplify module connectivity
- Perform bottom-up synthesis on modules with interface

# Pack/Unpack Array Struct/Union Interface Package

# **SystemVerilog Enhancement - Array**

#### Verilog:

**RTL & simulation** 

```
reg [7:0] d [0:127];
```

#### SystemVerilog:

Declaration of array

#### **RTL & simulation**

```
logic [7:0] d [128];
logic [7:0] d [0:127]; // same as logic [7:0] d [128]

simulation only
bit [7:0] d []; // dynamic
bit [7:0] d [$]; // queue
bit [7:0] d [data_type]; // associative


Packed array range Unpacked array size
```


#### **SystemVerilog Enhancement - Array** Bit position Packed dimension Packed: [2] Address logic [3:0] d; đ Unpacked **Unpacked:** Address dimension d [2] Addresses logic d [4]; 4 blocks of 4 unpacked addresses 8-bit slices logic [3:0] [7:0] d [4]; // 4 entries of packed 4 bytes logic [3:0][7:0] d [4][16]; // 4x16 entries of packed 4 bytes 4 x 16 (64) total unpacked addresses 3-5

## **Array Example**

```
logic [3:0][7:0] Bytes [3]; // 3 entries of packed 4 bytes
```

Examples of array assignment:





## SystemVerilog struct Data type

```
typedef enum logic[1:0] {OFF = 2'd0, ON = 2'd3} switch val enum;
typedef enum
                          {RED, GREEN, BLUE}
                                                   colors enum;
                             Creates an unpacked structure
typedef struct { -
                                // 2
                                      bits
  switch val enum
                     switch;
  colors_enum
                     light;
                                // 32 bits
  logic
                     test bit; // 1 bit
} sw_lgt_pair_unpacked_struct;
                                   Creates a packed structure
typedef struct packed {
                                // 2 bits
  switch_val_enum
                     switch;
  colors enum
                                // 32 bits
                     light;
                     test bit; // 1 bit
                                                                        Can be accessed
  logic
} sw_lgt_pair_packed_struct;
                                                                       separately or as a
                                         Treated as three
                                                                       single 35-bit word
                                          distinct words
sw_lgt_pair_packed_struct slp_up;
                                                   packed
     unpacked
                                                                 switch
                                                                        light
                                                                             test_bit
                                                    struct
       struct
                                                                                      3-8
```

## Packed struct Example

```
typedef enum logic[1:0] {OFF = 2'd0, ON = 2'd3} switch val enum;
                       {RED, GREEN, BLUE}
typedef enum
                                               color enum;
typedef struct packed {
 switch val enum
                   switch;
                             // 2 bits
                             // 32 bits
 colors_enum
                   light;
                                           packed
                   test bit; // 1 bit
 logic
                                                               light
                                                        switch
                                            struct
} sw_lgt_pair_packed_struct;
                                        Entire set of struct members
sw lgt pair packed struct slp;
                                       can be assigned via member name
slp.light = GREEN;
slp = '1;
slp = '{switch:ON, light:RED, test bit:1'b0}; // similar to .reference
// slp = '{test_bit:1'b0, switch:ON, light:RED}; // position independent
```

Note the additional '

All members must be listed



## **Un-Packed** struct **Example**

```
typedef enum logic[1:0] {OFF = 2'd0, ON = 2'd3} switch val enum;
typedef enum
                        {RED, GREEN, BLUE}
                                                colors enum;
typedef struct {
  switch val enum
                              // 2 bits
                    switch;
  colors_enum
                              // 32 bits
                    light;
                                            unpacked
  logic
                    test bit; // 1 bit
                                             struct
} sw_lgt_pair_unpacked_struct;
sw lgt pair unpacked struct slp;
                                   Each member of packed struct
                                     can be assigned with a value
slp.light = GREEN;
slp = '0;
slp = '{switch:ON, light:RED, test bit:1'b0}; // similar to .reference
// slp = '{test bit:1'b0, switch:ON, light:RED}; // position independent
```

Set assignment works exactly the same as packed **struct** 

## **Unions**

## C-like mechanism



## All members must be the same size

```
Must be packed [

tcp_t tcp_h;

udp_t udp_h;

logic [63:0] bits;

logic [7:0][7:0] bytes;

union_packed_t;
```

unpacked union not support by VCS

Assigning same memory space

```
union_packed_t ip_h;
ip_h.bits[31:16] = 5;
ip_h.bytes[3:2] = 5;
```

## Packed v/s Unpacked Structs/Union/Array

- For simulation, unpacked structure offers better memory footprint and runtime performance
  - · Allows strong type checking
    - Operation on the entire unpacked structure is illegal
  - Can contain packed structure
  - But, VCS does not support unpacked union!



- Packed structure allows for greater flexibility
  - · Multiple views possible and allowed
    - Operation on the entire packed structure is legal
  - Additional memory/runtime overhead to track both views
  - Cannot contain unpacked structure
- Synthesis quality of Result (QoR)
  - In general no synthesis QoR differences with packed/unpacked

# Pack/Unpack Array Struct/Union Interface Package

## What Is An Interface?

Encapsulates signals like a struct encapsulates data

At the simplest level an interface for a hardware wire is similar to what a struct is to a variable

```
typedef struct {
  int    i;
  logic [7:0] a;
} s_type_struct;
```

```
s_type_struct if1;
if1.a = 10;
```


```
interface intf();
 logic [2:0] sel;
 logic [7:0] bus;
endinterface
```

```
intf if1();

modA a (w, if1);
 logic val;
 assign val = if1.bus[if1.sel];
endmodule
```

# **Communication Object**

An interface provides communication between modules



- The interface contains all the signals used in communication between module1 and module2
- The interface can also describe how the data is sent and received

## **Simple Example Without Interfaces**

```
module memMod(input
                      logic
                                 req,
                      logic
                                 clk,
                      logic
                                 start,
                      logic[1:0] mode,
                      logic[7:0] addr,
              inout logic[7:0] data,
              output logic
                                 gnt,
                      logic
                                 rdy);
endmodule
module cpuMod(input
                      logic
                                 clk,
                      logic
                                 gnt,
                      logic
                                 rdy,
              inout logic[7:0] data,
              output logic
                                 req,
                      logic
                                 start,
                      logic[7:0] addr,
                      logic[1:0] mode);
endmodule
```

```
module top;
logic req, gnt, start, rdy;
logic clk;
logic [1:0] mode;
logic [7:0] addr, data;

memMod mem(req, clk, start, mode,
addr, data, gnt, rdy);
cpuMod cpu(clk, gnt, rdy, data, req,
start, addr, mode);
endmodule

Top dk
```

Mem

**CPU** 

mode[1:0]

addr[7:0]

data[7:0]

#### Simple Example Using Interfaces Bundle signals Instantiate interface simple\_bus(); Connect via in interface interface logic req, gnt; interface module top; logic [7:0] addr, data; logic clk; instance logic [1:0] mode; simple bus sb intf() logic start, rdy; Use in endinterface port list memMod mem(sb intf, clk) cpuMod cpu(.b(sb intf), .clk(clk)); module memMod(simple bus a, endmodule input logic clk); logic avail; always @(posedge clk) Top clk a.gnt <= a.req & avail;</pre> endmodule Refer to signals sb\_intf module cpuMod(simple\_bus b, **CPU** Mem input logic clk); endmodule 3-17

## Using modports In Interface

```
interface simple bus();
                                                  module top;
  logic req, gnt;
                                                    bit clk;
  logic [7:0] addr, data;
                                                    simple_bus sb_intf();
  logic [1:0] mode;
  logic start, rdy;
                                                    memMod mem(clk, sb intf);
  modport slave (input req, addr, mode,
                                                    cpuMod cpu(clk, sb_intf);
                         start,
                                                  endmodule
                  output qnt, rdy,
                  inout data);
                                                           modport not needed
 modport master (input gnt, rdy,
                                                              at connection
                  output req, addr, mode, start,
                  inout data);
endinterface
                Specify signal direction
module memMod(input logic clk, simple bus.slave a);
endmodule
                Enforce modport rules for connectivity error checks
module cpuMod(input logic clk, simple bus.master b);
endmodule
                                                                                3-18
```

## Using modports and Embedded Function

```
interface chip int ();
                                                module in stage (input logic clk,
              in d;
  logic
                                                                  chip int.into ci);
  logic
              in p;
                                                  always_ff @(posedge clk)
  logic [7:0] out d;
                                                    err <= ci.perr(ci.in p, ci.in d);</pre>
              out p;
  logic
                                                endmodule
  logic [7:0] into_fifo, from fifo;
                                                module out stage (input logic clk,
  logic
              r err;
                                                                  chip int.outo co);
 modport outo(input from fifo,
                                                  always_ff @(posedge clk)
               output out_d, out_p,
                                                    p <= co.parity(co.from_fifo);</pre>
               import function parity);
                                                endmodule
 modport into(input in d, in p,
               output into fifo, r err,
                                             Import functions
                                                                 Calling the functions
                import function perr) =
  function automatic logic parity (logic [7:0] data);
    parity = ^data;
  endfunction
  function automatic logic perr (logic [7:0] data, logic par);
    perr = ~^{par, data};
  endfunction
                           implement functions
endinterface
                                                                                   3-19
```

## Synthesis Tool Support of interface

Synthesis tool changes the module port list ,



```
■ RTL: interface fifo io #(WIDTH=8) ();
           logic rd n, wr n, empty, full;
           logic [WIDTH-1:0] din, dout;
          modport fifo(input rd n, wr n, din, output empty, full, dout);
        endinterface
        module fifo#(WIDTH=8, BUF SIZE=16) (input clk, reset n, fifo io.fifo fifo if);
```

Gate:

### Synthesize with:

```
analyze -format sverilog { fifo io.sv fifo.sv }
elaborate fifo # using default parameter values
```

```
module fifo (clk, reset n, \fifo_if.rd_n, \fifo_if.wr_n, \fifo_if.din,
                           \fifo if.empty, \fifo if.full , \fifo if.dout);
```

Interface and other non-integrals are renamed

## Synthesis Tool Support of SystemVerilog

Gets a lot more complex if using non-default parameter values

```
module fifo#(WIDTH=8, BUF_SIZE=16)(input clk, reset_n, fifo_io.fifo_fifo_if);
```

#### Synthesize with:

```
analyze -format sverilog { fifo_io.sv fifo.sv }
elaborate fifo -parameter "WIDTH=4, BUF_SIZE=8"
```

- Not only
  - Interface and other non-integrals are renamed
- The module name also changes!



• This creates problems for block integration and simulation

## Parameter Synthesis - At Block Level

From bottom-up synthesis and gate-level verification, the block level RTL code synthesis need to execute the following steps

- Step 1: Create a SystemVerilog wrapper module for the design
- Step 2: Analyze the SystemVerilog RTL and the wrapper modules
- Step 3: Elaborate the wrapper module
- Step 4: Set current\_design to the target design
- Step 5: Proceed with the synthesis flow
- Step 6: Save the design by using the write command

# **Block Level (with Parameter) Synthesis Example**

```
module fifo#(WIDTH=8, BUF SIZE=16)(input clk, reset n, fifo io.fifo fifo if);
 Step 1
            module wrapper fifo #(WIDTH=8, BUF SIZE=16) (input clk, reset n);
              fifo io #(WIDTH)
                                          fifo if();
                      #(WIDTH, BUF_SIZE) fifo_inst(.*);
              fifo
            endmodule
                                    Elaborate wrapper
           Synthesize with:
Step 2
           analyze -format sverilog { fifo_io.sv fifo.sv wrapper_fifo.sv }
           elaborate wrapper_fifo -parameter "WIDTH=4, BUF_SIZE=8"
Step 3
           current_design [get_designs fifo*]
           # synthesize design
                                                     Wildcard is required!
Step 4
           write file -format ddc -output \
                                                        Because of the
           mapped/fifo mapped.ddc
Step 5
                                                    modified module name
Step 6
       module fifo WIDTH4 BUF SIZE8 I fifo if fifo io 4 ( clk, reset n,
                \fifo_if.rd_n, \fifo_if.wr_n, \fifo_if.empty, \fifo_if.full,
                \fifo if.din , \fifo if.dout );
                                                                                 3-23
```

## **Integrating Synthesized Block Level Netlist at Top Level**

- Step T1: Read the complete RTL design with analyze command
- Step T2: Elaborate the top-level design
- Step T3: Remove the low-level RTL design
- Step T4: Replace with with the synthesized version
- Step T5: Continue with normal synthesis

```
Step T1

Step T2

Step T2

Step T3

Step T3

Step T4

Synthesize with:

analyze -format sverilog { fifo_io.sv fifo.sv top.sv ... }

elaborate top
remove_design [get_designs fifo*]
read_ddc fifo_mapped.ddc
current_design top
link
# synthesize design
# save design

Step T5
```

## Simulating at Gate Level for the Synthesized Block

■ Follow the 6 block level synthesis steps shown previously

## Add the following steps:

- Step 7: Set current design to wrapper
- Step 8: Get design via instance name
- Step 9: Write out a new wrapper file for the design
- Step 10: Copy and paste the design instance from the new wrapper file into your testbench

Compile and run gate-level simulation

## **Generating Module Instantiation Code for Simulation**

```
Synthesize with:
           analyze -format sverilog { fifo io.sv fifo.sv wrapper fifo.sv }
           elaborate wrapper fifo -parameter "WIDTH=4, BUF SIZE=8"
           current design [get designs fifo*]
           # synthesize design
                                                                                  Steps 1:6
           write file -format ddc -output mapped/fifo mapped.ddc
           # The following is for generating simulation files
          proc get design from inst { inst } {
             return [get attribute [get cells $inst] ref name]
  Step 7
          \current design [get designs wrapper fifo*]
  Step 8
           set dut [get design from inst fifo inst]
          write file -format svsim -output dummy/fifo wrapper.sv $dut
  Step 9
module fifo svsim#(WIDTH=8, BUF SIZE=16) (input logic clk, reset n, fifo io. fifo fifo if);
 fifo WIDTH4 BUF SIZE8 I fifo if fifo io 4 fifo WIDTH4 BUF SIZE8 I fifo if fifo io 4(
 {>>{ clk }}, {>>{ reset_n }}, {>>{ fifo_if.rd_n }}, {>>{ fifo_if.wr_n }},
 {>>{ fifo_if.empty }}, {>>{ fifo_if.full }}, {>>{ fifo_if.din }}, {>>{ fifo_if.dout }} );
endmodule
            Step 10
                       Copy into testbench as DUT
                                                                                    3-26
```

```
">>" operator streams data from left to right
```

```
bit[7:0] s;
s = {>> {4'b1101}};
$display("s = %b", s); // s = 11010000

s = {<< {4'b1101}};
$display("s = %b", s); // s = 10110000</pre>
```

One common use is for bit reversal:

```
bit[7:0] a, b;
a = 8'b1001_0110;
b = {<< {a}};
$display("a = %8b", a); // a =
    1001_0010
$display("b = %8b", b); // b =
    0100_1001</pre>
```

<sup>&</sup>quot;<<" operator streams data from right to left

# Pack/Unpack Array Struct/Union Interface Package

## SystemVerilog Packages

- Packages are a mechanism for sharing among module, program and interface the following:

  | package pkg16:
  - Parameters (can only be localparam)
  - Type definitions
  - Tasks & functions
  - Sequence and property declarations // simulation
  - Classes // simulation

## Import package into appropriate scope

- Explicit use of package content pkq16::WIDTH;
- Implicit import of all content of package import pkg16::\*;

```
package pkg16;
  localparam WIDTH=16;
  typedef int unsigned uint;
  task automatic my_task(...);
   ...
  endtask
  function automatic bit f(...);
   ...
  endfunction
endpackage
```

3-28

#### **About Packages**

In any SystemVerilog design projects, it is common for a design team to reuse types, functions, and tasks. When you put these common constructs in packages, they can be shared among the team. This allows developers to use existing code based on their requirements without any ambiguity. After specifying all types, functions, and tasks in a package, you analyze the package. Modules that use the package declarations can be analyzed separately without the need to reanalyze the package. This can save runtime when large packages are used. The following restrictions apply when you use packages:

• Wire and variable declarations in packages are not allowed.

The tool issues an error message.

- Functions and tasks that are declared inside packages need to be automatic.
- Sequence, property, and program blocks are ignored.

#### **Using Packages**

To use a package in SystemVerilog,

1. Analyze the package by using the analyze command.

The command creates a temporary package\_name.pvk file. If you modify this analyzed package by adding or removing functions, tasks, types, and so on, the tool overwrites this temporary file and issues a VER-26 warning message similar to the following:

Warning: ./test.sv:1: The package p has already been analyzed. It is being replaced. (VER-26)

2. Analyze and elaborate the modules that use the package created in step 1 by using the analyze and elaborate commands respectively. If your modules were analyzed using a previous version of the package, repeat step 2 so that the tool uses the latest declarations from the package.

## **Rules Governing Packages for Synthesis**

- Restrictions for packages used in RTL code:
  - Net (wire) and variable (var) declarations not allowed at package scope
  - Functions and tasks inside packages must be automatic
  - Sequence, property, and classes are ignored
  - Packages must not contain any processes
    - always, initial Or assign
  - Packages must be self contained
- Analyze package with –library switch to store result for reuse
- Analyze and elaborate the modules that use the package by adding library directory path to search path



package tasks and functions are static unless explicitly automatic

## SystemVerilog Virtual Class

## Limitation in package - Parameters cannot be changed

- Parameterized functions in packages may be problematic

```
package pkg_16;
  localparam WIDTH=16;
  function automatic logic[WIDTH-1:0] Barrel_shift(...) ...
endpackage
```

### Two potential solutions

- Create a library for each variation of the parameter
- Embed parameterized static function in virtual class
  - DC requires declaration must be in same \$unit (file) as module

```
virtual class functions #(parameter WIDTH=16);
   static function automatic logic[WIDTH-1:0] Barrel_shift(...) ...
endclass
module encryptor #(WIDTH=16)(...);
   assign dout = functions#(WIDTH)::Barrel_shift(...);
endmodule
```

#### **Using Package & Virtual Class: Script** encryptor script/ rt1/ package/ pkg lib/ □ run.tcl □ encryptor.sv ∟ pkg.sv $\perp_{pkg.pvk}$ Setup package # run.tcl library and path Analyze package source ./script/common setup.tcl (save in library) source ./script/dc setup.tcl define\_design\_lib pkg\_lib -path ./pkg\_lib lappend search\_path { ./package ./pkg\_lib } . analyze -format sverilog -library pkg lib { pkg.sv } analyze -format sverilog { encryptor.sv } Analyze and elaborate encryptor; # using package parameter elaborate RTL source constraint.tcl compile # report qor violations and save output unix% dc\_shell -f script/run.tcl | tee -i run.log 3-31

## **Unit Objectives Review**

Having completed this unit, you should be able to:


- Describe the difference between packed and unpacked array
- Use struct to create encapsulated data structure
- Use interface to simplify module connectivity
- Perform bottom-up synthesis on modules with interface

# Lab 2: SystemVerilog Interface



## **Managing SystemVerilog interface and parameters**

45 min



This page was intentionally left blank

Agenda		
	i Introduction	
	1 Basic SystemVerilog Features	
	2 Implementing User Logic Intent	
	3 Advanced SystemVerilog Features	
	4 Achieving High QoR – Coding	
	CS Customer Support	
		4-1

# **Unit Objectives**



After completing this unit, you should be able to:

- Become aware of different RTL coding styles
- Instantiate DesignWare component for synthesis and simulation
- Describe the issue associated with datapath leakage

# **Advanced SystemVerilog Features**

**Contrasting Coding Styles** 

For Loop Coding Efficiency

**Datapath Coding QoR** 

# **Example Illustrating Different Coding Styles**

## Specification:


• Rotate an input vector, din, k positions to the left

## For example:

If the variable k currently is the value 5, then din must be rotated left by 5 bit positions

Original din bit sequence: 11001011
Rotated left by 5 bit positions: 01111001


■ assign



```
logic [WIDTH-1:0] value, tmp;
assign {value, tmp} = {din, din} << k;
always_ff @(posedge clk) begin
  dout <= value;
end</pre>
```

Execution Time	Cell Count	Timing (WNS)	Area	Memory usage
10.89	35	-3.46	138.76	173 MB

15.43




-1.58

221.87

174 MB

## For loop with break

16.05



92

-1.45

```
always_comb begin
  logic [WIDTH-1:0] tmp = '0;
  value = din;
  for (int i=0; i<WIDTH; i++) begin
    if (i == k) break;
    tmp[0] = value[WIDTH-1];
    tmp[WIDTH-1:1] = value[WIDTH-2:0];
    value = tmp;
  end
end

always_ff @(posedge clk) begin
  dout <= value;
end</pre>
```

174 MB

VNS) Area Memory usage

228.48

## While loop with break



```
int unsigned i;
always_comb begin
  logic [WIDTH-1:0] tmp = '0;
  i = 0;
  value = din;
  while (i != WIDTH) begin
    if (i == k) break;
    i = i + 1;
    tmp[0] = value[WIDTH-1];
    tmp[WIDTH-1:1] = value[WIDTH-2:0];
  value = tmp;
  end
end


always_ff @(posedge clk) begin
  dout <= value;
end</pre>
```

 Execution Time
 Cell Count
 Timing (WNS)
 Area
 Memory usage

 16.04
 92
 -1.45
 228.48
 174 MB

## Left shift always\_comb begin logic [WIDTH\*2-1:0] tmp = '0; tmp = din << k;value = tmp[WIDTH-1:0] | tmp[WIDTH\*2-1:WIDTH]; end always\_ff @(posedge clk) begin dout <= value;</pre> end**Execution Time Cell Count** Timing (WNS) Area Memory usage 11.15 35 -3.46 138.76 173 MB

#### Case



```
always_comb begin
  unique case (k)
    3'b000: value = din;
    3'b001: {value[0],
                         value[7:1] = din;
    3'b010: {value[1:0], value[7:2]} = din;
    3'b011: {value[2:0], value[7:3]} = din;
    3'b100: {value[3:0], value[7:4]} = din;
    3'b101: {value[4:0], value[7:5]} = din;
    3'b110: {value[5:0], value[7:6]} = din;
    3'b111: {value[6:0], value[7]}
  endcase
end
always ff @(posedge clk) begin
  dout <= value;</pre>
Timing (WNS)
                        Memory usage
               Area
```

173 MB

138.76

4-10

-3.46

# **Summary of Coding Styles**

Coding Style	Execution Time	Cell Count	Timing (WNS)	Area	Memory Usage
Assign	10.89	35	-3.46	138.76	173 MB
For Loop	15.43	84	-1.58	221.87	174 MB
For with Break	16.05	92	-1.45	228.48	174 MB
While Loop	16.04	92	-1.45	228.48	174 MB
Shift	11.15	35	-3.46	138.76	173 MB
Case	11.32	35	-3.46	138.76	173 MB

### Efficiency of Case vs. For Loop

- The for loop is more coding efficient and allows for parameterization
- However, the for loop will be unrolled and each conditional statement treated as a separate statement
  - This can have good and bad consequences
    - ◆ The bad potential extra logic (larger area)
    - ◆ The good the extra logic may lead to better timing.
- The key to achieving area QoR is to reduce number of operators (share resource)
  - Side effect may be reduced timing QoR
- The key to achieving timing QoR is to dedicate operation for each signal (duplicate resource)
  - Side effect may be reduced area QoR

### An Alternative: DesignWare



- Technology-independent "soft macros" such as adders, comparators, etc.
- Enables user to imply large and complex arithmetic operations to be synthesized:

if 
$$(A1 >= A2) Y = M * X + B;$$

Multiple architectures for each "soft macro" allow synthesis to evaluate speed/area tradeoffs and choose the best implementation

https://www.synopsys.com/dw/buildingblock.php

### **RTL Using DesignWare Component**

DesignWare "shifter"

```
// Instance of DW01_bsh
DW01_bsh #(.A_width(WIDTH), .SH_width($clog2(WIDTH)))
bsh ( .A(din), .SH(k), .B(value) );

always_ff @(posedge clk) begin
  dout <= value;
end</pre>
```

# **DesignWare Function Call**

Useful for inline coding of DesignWare operation

```
localparam A_width = WIDTH;
localparem SH_width = $clog2(WIDTH);
include "DW01_bsh_function.inc"

always_ff @(posedge clk) begin
  dout <= DWF_bsh(din, k);
end</pre>
```

Same setup requirement as shown in previous page

# **Advanced SystemVerilog Features**

**Contrasting Coding Styles** 

For Loop Coding Efficiency

**Datapath Coding QoR** 

### Can Timing & Area QoR Exist at Same Time?

Operations inside a for loop

```
for (int K = 0; K < 8; K++) begin
    if (K > (A - 1))
        begin
        S[K] = 1'b1;
    end
    else
        begin
        S[K] = 1'b0;
    end
end


A - 1

has the same fixed
value during all
    iterations
of the for loop.
```

Execution Time	Cell Count	Timing (WNS)	Area	Memory usage
6.37	32	-0.4	104.45	174 MB


# **Synthesis Perspective of Given Example**

If the synthesis tool does not move the re-computed fixed value (A-1) outside of the for loop, then 8 decrementer resource blocks <u>may</u> be synthesized



This coding trick used to work. But, the new generation of synthesizers are now able to automatically share the operator. So, this coding trick no longer has value.

# **Synthesis Specific Coding Optimization**



Execution Time	Cell Count	Timing (WNS)	Area	Memory usage
5.24	16	0	63.79	173 MB

# **Optimum Synthesis Results**

### Synthesized hardware included:

- 0 Decrementer resource block
- 7 Comparator resource blocks
  - ♦ One resource block for each of the comparisons

$$(K + 1) > A$$

♦ Synthesizer can optimize the resource blocks

Coding Style	Execution Time	Cell Count	Timing (WNS)	Area	Memory Usage
Operation inside loop	6.37	32	-0.4	104.45	174 MB
Operation outside loop	6.58	32	-0.74	96.57	174 MB
No operation	5.24	16	0	63.79	173 MB

# **Advanced SystemVerilog Features**

**Contrasting Coding Styles** 

For Loop Coding Efficiency

**Datapath Coding QoR** 

### **Datapath QoR - Signed Arithmetic**

- For signed arithmetic, take advantage of the new signed feature of SystemVerilog
  - Manual sign extension may lead to excess logic
  - Let the language help you

```
Bad QoR
                                                          Good QoR
input
       [7:0]
                                          input
                                                        [7:0]
output [15:0] z;
                                          output
                                                        [15:0] z;
// a, b sign-extended to width of z
                                          logic signed [15:0] z sgn;
assign z = \{\{8\{a[7]\}\}, a[7:0]\} *
                                          assign z sgn = signed'(a) * signed'(b);
\{\{8\{b[7]\}\}, b[7:0]\};
                                          assign z = unsigned'(z sgn);
// unsigned 16x16=16 bit multiply
                                          // signed 8x8=16 bit multiply
                                          input signed [7:0]
                                          output signed [15:0] z;
                                          assign z = a * b;
                                          // signed 8x8=16 bit multiply
```

### **Datapath QoR - Mixed Signed Arithmetic**

### For mixed signed arithmetic, be careful of rules of operand

• If either operand is unsigned, the result is unsigned

```
Functionally Correct
         Functionally Incorrect
              [7:0] a; // unsigned
                                                    [7:0] a; // unsigned
input
                                     input
input signed [7:0] b;
                                     input signed [7:0] b;
output signed [15:0] z;
                                     output signed [15:0] z;
// expression becomes unsigned
                                     // 0-extended (positive value), cast to signed
                                     assign z = signed'(\{1'b0, a\}) * b;
assign z = a * b;
// a * b is an unsigned multiply
                                     // signed multiply
input signed [7:0] a;
                                     input signed [7:0] a;
                                     output signed [15:0] z1, z2;
output signed [11:0] z;
// constant is unsigned
                                     // cast constant into signed
assign z = a * 4'b1011;
                                     assign z1 = a * signed'(4'b1011);
                                     // mark constant as signed
// unsigned multiply
                                     assign z2 = a * 4'sb1011;
                                     // -> signed multiply
                                                                                  4-24
```

# **Datapath QoR - Signed Arithmetic Part Select**

Part select of a signed variable results in a unsigned value

Functionally Incorrect	Functionally Correct		
<pre>input signed [7:0] a, b; output signed [15:0] z1, z2; // a[7:0] is unsigned - zero extend assign z1 = a[7:0]; // a[6:0] is unsigned assign z2 = a[6:0] * b; // unsigned multiply</pre>	<pre>input signed [7:0] a, b; output signed [15:0] z1, z2; // a is signed - sign-extended assign z1 = a; // cast a[6:0] to signed - signed multiply assign z2 = signed'(a[6:0]) * b;</pre>		

Follow guideline described here for better datapath QoR:

https://solvnet.synopsys.com/retrieve/015771.html

### **Datapath QoR - Leakage**

- Bit vector not wide enough to capture full resolution of operation
  - Use linting tools to catch the problem
  - analyze\_datapath\_extraction may also detect issue

```
Bad QoR
                                                                      Good QoR
module bad (input logic[7:0] a, b, c, d,
                                                  module good (input logic[7:0] a, b, c, d,
              output z);
                                                                 output logic[16:0] z);
                                                     logic [16:0] t;
  logic [15:0] t;
  assign t = a * b + 3 * c;
                                                     assign t = a * b + 3 * c;
  assign z = t + d;
                                                     assign z = t + d;
endmodule
                                                   endmodule
Output from analyze datapath extraction:
Information: Operator associated with resources 'add 5
(bad.v:5)'in design 'bad' breaks the datapath extraction
because there is leakage due to truncation on its fanout.
```

Follow guideline described here to solve issue:

https://www.synopsys.com/Company/Publications/DWTB/Pages/dwtb-analyze-datapath-extraction-2014Q2.aspx

# **Unit Objectives Review**

Having completed this unit, you should be able to:

- Become aware of different RTL coding styles
- Instantiate DesignWare component for synthesis and simulation
- Describe the issue associated with datapath leakage

This page was intentionally left blank



# **Customer Support**



# **Synopsys Support Resources**

#### Build a solid foundation:

Hands-on training for Synopsys tools and methodologies

#### https://synopsys.com/support/training.html

- Workshop Schedule and Registration
- Download Labs (SolvNet ID required)

#### Drill down to areas of interest:

SolvNet online support


#### https://solvnet.synopsys.com

- Online technical information and access to support resources
- · Documentation & Media

#### Ask an Expert:

Synopsys Support Center


https://onlinecase.synopsys.com



https://training.synopsys.com

### **SolvNet Online Support**


- Immediate access to the latest technical information
- Product Update Training
- Methodology Training
- Thousands of expert-authored articles, Q&As, scripts and tool tips
- Open a Support Center Case
- Release information
- Online documentation
- License keys
- Electronic software downloads
- Synopsys announcements (latest tool, event and product information)



https://solvnet.synopsys.com

# **SolvNet Registration**

- 1. Go to SolvNet page:
  - https://solvnet.synopsys.com/
- 2. Click on:
  - "Sign Up for an Account" -
- 3. Pick a username and password.
- 4. You will need your "Site ID"
  - For Information on how to find your Site ID, select the "Synopsys Site ID" link
- 5. Authorization typically takes just a few minutes.



### **Support Center**

- Industry seasoned Application Engineers:
  - 50% of the support staff has >5 years applied experience
  - Many tool specialist AEs with >12 years industry experience
  - Engineers located worldwide
- Great wealth of applied knowledge:
  - Service >2000 issues per month
- Remote access, and interactive debug, available via WebEx

Contact us: Open a support case



https://www.synopsys.com/support/global-support-centers.html

### **Other Technical Sources**

### Application Consultants (ACs):

- Tool and methodology pre-sales support
- Contact your Sales Account Manager for more information

### Synopsys Professional Services (SPS) Consultants:

- Available for in-depth, on-site, dedicated, custom consulting
- Contact your Sales Account Manager for more details

### SNUG (Synopsys Users Group):

https://www.synopsys.com/community/snug.html

### **Summary: Getting Support**

### Customer Training

https://www.synopsys.com/support/training.html

- Register for a Class
- Download Labs

#### SolvNet

### https://solvnet.synopsys.com

- Tool Documentation and Support Articles
- Product Update and Methodology Information / Training
- Open a Support Case (Support Center)

#### Other Technical Resources

- Synopsys Users Group (SNUG)
- Application Consultants
- Synopsys Professional Services

This page was intentionally left blank.