

## Multilevel Paging

Consider an 8-bit logical address.

Page Size = 16 bytes (ie; 4 bits).  $\therefore 8 - 4 = 4$  bits for page no. (2<sup>4</sup> = 16 pages)

Let Page Table size be restricted by Page size.

Size of PTE = 4 bytes.

$\therefore$  1<sup>st</sup> level PT

$$\begin{array}{l} \text{no of PTEs} = \frac{16}{4} = 4 \text{ entries} \\ \text{in one PT in 1<sup>st</sup> level} \end{array}$$

Page size  
Size of one PTE

$$\therefore \text{No of PTs in 1<sup>st</sup> level} = \frac{16}{4} = 4$$

no of pages for process  
no of entries in one PT

ie; 4 PTs, each with 4 entries (in 1<sup>st</sup> level).

$\therefore$  needs 2<sup>nd</sup> level:


$$\begin{array}{l} \text{no. of PTEs} = \frac{16}{4} = 4 \text{ entries.} \\ \text{in one 2<sup>nd</sup> level PT} \end{array}$$

$$\therefore \text{No of PTs in 2<sup>nd</sup> level} = \frac{4}{4} = 1$$


no of PTs in 1<sup>st</sup> level  
no of entries in one PT

ie; 1 PT with 4 entries in 2<sup>nd</sup> level.

eg mapping:-



Consider a logical address



Root PT pointer (Pointer to 2<sup>nd</sup> level PT)  $\rightarrow$  1000.

1000 + 0  $\rightarrow$  1000. (has entry 500). i.e.; Pointer to 1<sup>st</sup> PT in 1<sup>st</sup> level

$500 + 1 \rightarrow 501$  (has entry 200) i.e.; address of Page 1 of process

$200 + 15 \rightarrow 215$  (word to be accessed is memory).

0001111  $\rightarrow$  31

logical address 31 is in  $31 \% 16 = 1$  (page 1).  
 $\downarrow$   
 page size

