## Multilevel Paging Consider an 8-bit logical address. Page Size = 16 bytes (ie; 4 bits). -. 8-4-4 bits for page no. (24 = 16 pages) Let Page Table size be restricted by Page Size. Size of PTE = 4 bytes. no of PTEs = 16 = 4 entres PT in 1st level 4 SIZE of me PTE. most pages for process .. No of PT s in 1st level = 16 = 4 one of entries in one PT. ie; 4 PTs, each with 4 entries (in 151 level). needs 2nd level: no. of PTEs = $\frac{16}{4}$ = 4 entries. : No of PTs is 2nd level = 4 , no of PTs is 1st level 2nd level PT ty no of extres is on PT ie; 1 pt ats 4 entres in 2rd level. 1000 | 500 Page 1 700

1st level PTs

Mais memory

900

2nd level

Consider a logical addless

OO 011111

Toffsel in 151 level PT.

offsel in 24 level PT.

Roof PT pointer (Pointer to 2'd level PT) -> 1000.

1000+0 -> 1000. (has entry 500). Lei; Pointer to 1st PT in 1st level 500+1 -> 501 (has entry 200) Lei; address of Page 1 of process
200+15 -> 215 (Word to be accessed in memory).

00 01 1111 → 31

logical addiess 31 is is 31% 16 = 1 (page 1).

page 514