

Imperas Peripheral Model Guide

Model Specific Information for amd.ovpworld.org / 79C970

Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited
Version	20150901.0
Filename	OVP_Peripheral_Specific_Information_79C970.pdf
Created	26 August 2015
Status	OVP Standard Release

Copyright Notice

Copyright 2015 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Converight (a) 2015 Impares Software Limited www.impares.com

Table Of Contents

1.0 Model Specific Information	. 4
1.1 Description	. 4
1.2 Licensing	. 4
1.3 Limitations	. 4
1.4 Reference	. 4
1.5 Location	. 4
2.0 Peripheral Instance Parameters	. 4
3.0 Net Ports	. 5
4.0 Bus Master Ports	. 5
4.1 Bus Master Port: dmaPort	. 5
5.0 Bus Slave Ports	
5.1 Bus Slave Port: busPort	
5.2 Bus Slave Port: PCIconfig	. 6
6.0 Platforms that use this peripheral component	. 6
7.0 Peripheral components in the library	7
8.0 General Information on Peripheral Models	
8.1 Background	. 9
9.0 Building peripherals easily with Imperas iGen	. 9
10.0 Peripheral model internals	
11.0 Parts of peripheral models	. 10
11.1 Configuring the Peripheral Instance with Parameters	
11.2 Net Ports	. 10
11.3 Bus master ports	. 10
11.4 Bus slave ports	. 10
11.5 Packetnets	. 10
12.0 More information (documentation) on peripheral models and modeling	. 10

1.0 Model Specific Information

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

1.1 Description

PCI:Ethernet interface. Implements part of the AMD AM79C97xx series devices.diagnosticlevel:bits 0:1 give levels 0:3 for the network hardware.bits 2:3 give levels 0:3 for the user:mode SLIRP interface.

1.2 Licensing

Open Source Apache 2.0

1.3 Limitations

Sufficient to Boot MIPS Linux.

1.4 Reference

AMD Am79C973/Am79C975 PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY Datasheet

1.5 Location

The 79C970 peripheral model is located in an Imperas/OVP installation at the VLNV: amd.ovpworld.org / peripheral / 79C970 / 1.0.

2.0 Peripheral Instance Parameters

This model accepts the following parameters:

Table 1. Peripheral Parameters

Name	Туре	Description
PCIslot	uns32	Set the PCI slot at which the Ethernet card is installed
PCIfunction	uns32	Set the PCI function of the device. The default of 0 is correct for this device.
ethereal	string	Set a log file name and turn on packet logging using ethereal format. Every packet passing trough the device will be added to the file. Use the freely available 'ethereal' program to analyze the output. Example: /home/my_user/my_ethereal_log_file.txt
maxEtherLength	uns32	Only used when ethereal attribute set. Specify the max length for each packet logged.
pollDelay	uns32	Allows the rate the network is checked for packets to transfer to be altered.
MAC	uns64	Set the MAC address of the NIC, as read from the PCI bus. Note that the interface to the host's network is at the TCP/UPD level so it is not possible to affect

		the actual MAC address. Example: ab:cd:ef:01:23:45
redir	string	Specify a list of ports to open on the host and redirect to the guest. Format: redirect{,redirect} redirect := protocol:host_port:guest_ip:guest_port protocol := udp tcp host_port := integer guest_ip := integer.integer.integer.integer guest_port := integer Example: tcp:10080:10.0.2.15:80,tcp:10021:10.0.2.15:21 This opens ports 10080 and 10021 on the host and redirects them to the guest's http and ftp ports. This could be used if http and ftp servers are running on the guest. The default sub-net of the network interface is 10.0.2.0; This can be changed (see below), but there is rarely any need; each network card is on a private network invisible to all other devices (even another network card in the same platform). TCP and UDP packets are routed to the real network using N.A.T. (like in a SOHO router). In this example, the guest Linux configures the network IP as 10.0.2.15, which is correct for the 10.0.2.0 virtual subnet it is connected to.
tftpPrefix	string	Enable the TFTP server emulation and set the tftp root directory. tftp is a trivial FTP protocol (port 69) used usually to boot diskless computers on a LAN. When this feature is enabled, the network card intercepts all TFTP 'get' requests, regardless of their destination, and searches the supplied directory for the requested file. Thus, a TFTP client running on the guest platform can fetch files without a server on the host. Note that there is no 'put' feature. Example: /home/my_user/my_tftp_directory
liocalNet	string	Change the local network address from its default of 10.0.2.0 (rarely required, see above). Example: 192.168.0.0
record	string	Enable record mode
replay	string	Enable replay mode

3.0 Net Ports

This model has the following net ports:

Table 2. Net Ports

Name	Туре	Must Be Connected	Description
intOut0	output	F (False)	

4.0 Bus Master Ports

This model has the following bus master ports:

4.1 Bus Master Port: dmaPort

Table 3. dmaPort

Name	Address Width (bits)	Description
dmaPort	32	PCI DMA bus connection.

5.0 Bus Slave Ports

This model has the following bus slave ports:

5.1 Bus Slave Port: busPort

Table 4. Bus Slave Port: busPort

Name	Size (bytes)	Must Be Connected	Description
busPort	0x8	T (True)	PCI main bus connection for register
			access.

No address blocks have been defined for this slave port.

5.2 Bus Slave Port: PCIconfig

Table 5. Bus Slave Port: PCIconfig

Name	Size (bytes)	Must Be Connected	Description
PCIconfig	0x800	F (False)	PCI configuration bus connection.

No address blocks have been defined for this slave port.

6.0 Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 6. Publicly available platforms using peripheral '79C970'

<u> </u>	
Platform Name	Vendor
HeteroArmNucleusMIPSLinux	imperas.ovpworld.org
MipsMalta	mips.ovpworld.org
MipsMaltaLinux_TLM2.0	mips.ovpworld.org

7.0 Peripheral components in the library

as/OVP peripheral models (158 mo	odels)
Peripheral	Peripheral
arm.ovpworld.org/CompactFlashRegs	arm.ovpworld.org/CoreModule9x6
arm.ovpworld.org/DMemCtrlPL341	arm.ovpworld.org/IcpControl
arm.ovpworld.org/IntICP	arm.ovpworld.org/IntICP
arm.ovpworld.org/L2CachePL310	arm.ovpworld.org/LcdPL110
arm.ovpworld.org/RtcPL031	arm.ovpworld.org/SerBusDviRegs
arm.ovpworld.org/SmartLoaderArmLinux	arm.ovpworld.org/SMemCtrlPL354
arm.ovpworld.org/TimerSP804	arm.ovpworld.org/TzpcBP147
arm.ovpworld.org/VexpressSysRegs	arm.ovpworld.org/WdtSP805
atmel.ovpworld.org/ParallelIOController	atmel.ovpworld.org/PowerSaving
atmel.ovpworld.org/TimerCounter	atmel.ovpworld.org/UsartInterface
cirrus.ovpworld.org/GD5446	freescale.ovpworld.org/KinetisADC
freescale.ovpworld.org/KinetisAXBS	freescale.ovpworld.org/KinetisCAN
freescale.ovpworld.org/KinetisCMT	freescale.ovpworld.org/KinetisCRC
freescale.ovpworld.org/KinetisDDR	freescale.ovpworld.org/KinetisDMA
freescale.ovpworld.org/KinetisDMAMUX	freescale.ovpworld.org/KinetisENET
freescale.ovpworld.org/KinetisFB	freescale.ovpworld.org/KinetisFMC
freescale.ovpworld.org/KinetisFTM	freescale.ovpworld.org/KinetisGPIO
freescale.ovpworld.org/KinetisI2S	freescale.ovpworld.org/KinetisLLWU
freescale.ovpworld.org/KinetisMCG	freescale.ovpworld.org/KinetisMPU
freescale.ovpworld.org/KinetisOSC	freescale.ovpworld.org/KinetisPDB
freescale.ovpworld.org/KinetisPMC	freescale.ovpworld.org/KinetisPORT
freescale.ovpworld.org/KinetisRFSYS	freescale.ovpworld.org/KinetisRFVBAT
freescale.ovpworld.org/KinetisRTC	freescale.ovpworld.org/KinetisSDHC
freescale.ovpworld.org/KinetisSMC	freescale.ovpworld.org/KinetisSPI
freescale.ovpworld.org/KinetisUART	freescale.ovpworld.org/KinetisUSB
freescale.ovpworld.org/KinetisUSBHS	freescale.ovpworld.org/KinetisVREF
freescale.ovpworld.org/Uart	freescale.ovpworld.org/VybridADC
freescale.ovpworld.org/VybridCCM	freescale.ovpworld.org/VybridDMA
freescale.ovpworld.org/VybridI2C	freescale.ovpworld.org/VybridLCD
freescale.ovpworld.org/VybridSDHC	freescale.ovpworld.org/VybridSPI
freescale.ovpworld.org/VybridUSB	intel.ovpworld.org/82077AA
intel.ovpworld.org/8253	intel.ovpworld.org/8259A
intel.ovpworld.org/PciIDE	intel.ovpworld.org/PciPM
intel.ovpworld.org/Ps2Control	marvell.ovpworld.org/GT6412x
mips.ovpworld.org/MaltaFPGA	mips.ovpworld.org/SmartLoaderLinux
national.ovpworld.org/16450	national.ovpworld.org/16550
ovpworld.org/dummyPort	ovpworld.org/DynamicBridge
ovpworld.org/ledRegister	ovpworld.org/SerInt
ovpworld.org/VirtioBlkMMIO	philips.ovpworld.org/ISP1761
renesas.ovpworld.org/bcu	renesas.ovpworld.org/brg
renesas.ovpworld.org/can	renesas.ovpworld.org/clkgen
renesas.ovpworld.org/csib	renesas.ovpworld.org/csie
renesas.ovpworld.org/intc	renesas.ovpworld.org/memc
	Peripheral arm.ovpworld.org/CompactFlashRegs arm.ovpworld.org/DMemCtrlPL341 arm.ovpworld.org/IntlCP arm.ovpworld.org/IntlCP arm.ovpworld.org/RtcPL031 arm.ovpworld.org/RtcPL031 arm.ovpworld.org/SmartLoaderArmLinux arm.ovpworld.org/SmartLoaderArmLinux arm.ovpworld.org/YexpressSysRegs atmel.ovpworld.org/ParallelIOController atmel.ovpworld.org/TimerCounter cirrus.ovpworld.org/GD5446 freescale.ovpworld.org/KinetisAXBS freescale.ovpworld.org/KinetisDDR freescale.ovpworld.org/KinetisDDR freescale.ovpworld.org/KinetisPB freescale.ovpworld.org/KinetisFB freescale.ovpworld.org/KinetisI2S freescale.ovpworld.org/KinetisI2S freescale.ovpworld.org/KinetisPMC freescale.ovpworld.org/KinetisPMC freescale.ovpworld.org/KinetisPMC freescale.ovpworld.org/KinetisPMC freescale.ovpworld.org/KinetisRFSYS freescale.ovpworld.org/KinetisSMC freescale.ovpworld.org/KinetisUSBHS freescale.ovpworld.org/KinetisUSBHS freescale.ovpworld.org/VybridCCM freescale.ovpworld.org/VybridCCM freescale.ovpworld.org/VybridSDHC freescale.ovpworld.org/VybridUSB intel.ovpworld.org/Ps2Control mips.ovpworld.org/Ps2Control mips.ovpworld.org/MaltaFPGA national.ovpworld.org/VitioBIMMIO renesas.ovpworld.org/VitioBIMMIO renesas.ovpworld.org/VitioBIMMIO renesas.ovpworld.org/VitioBIMMIO renesas.ovpworld.org/Can

renesas.ovpworld.org/rng	renesas.ovpworld.org/taa	renesas.ovpworld.org/tms
renesas.ovpworld.org/tmt	renesas.ovpworld.org/uartc	renesas.ovpworld.org/UPD70F3441Logic
smsc.ovpworld.org/LAN9118	smsc.ovpworld.org/LAN91C111	ti.ovpworld.org/UartInterface
xilinx.ovpworld.org/mdm	xilinx.ovpworld.org/mpmc	xilinx.ovpworld.org/xps-gpio
xilinx.ovpworld.org/xps-iic	xilinx.ovpworld.org/xps-intc	xilinx.ovpworld.org/xps-ll-temac
xilinx.ovpworld.org/xps-mch-emc	xilinx.ovpworld.org/xps-sysace	xilinx.ovpworld.org/xps-timer
xilinx.ovpworld.org/xps-uartlite	altera.ovpworld.org/dw-apb-timer	altera.ovpworld.org/dw-apb-uart
altera.ovpworld.org/IntervalTimer32Core	altera.ovpworld.org/IntervalTimer64Core	altera.ovpworld.org/JtagUart
altera.ovpworld.org/PerformanceCounterCore	altera.ovpworld.org/RSTMGR	altera.ovpworld.org/SystemIDCore
altera.ovpworld.org/Uart	amd.ovpworld.org/79C970	

8.0 General Information on Peripheral Models

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers etc. and configuration options and general information for peripheral modeling with Imperas OVP.

8.1 Background

Imperas OVP simulation technology enables very high performance simulation, debug and analysis of platforms containing multiple processors and peripheral models. The technology is designed to be extensible: you can create new models of processors, peripherals and other platform components using interfaces and libraries defined by OVP.

The peripheral models created using the OVP APIs run on the Peripheral Simulation Engine (PSE).

The model is typically written in C and compiled into an executable for the PSE processor architecture. The model is compiled for speed of execution and to protect IP. It is dynamically loaded by the simulator at run time.

9.0 Building peripherals easily with Imperas iGen

To aid with model creation, Imperas products include iGen, a model generation tool. iGen takes the laborious and error-prone task of constructing the various hardware model and software element files required for a typical model, and automates this process. iGen creates the needed C files. iGen also creates the C++ SystemC TLM2 interface files needed to run peripheral models in SystemC simulations.

iGen takes as input a simple script specification that includes device internals such as registers and memories, port information, component descriptors, and other elements. iGen then builds the C code model files and user editable templates. These include model frameworks with registers, function calls, memory map, and other items. It ensures that all component parts of the model are well-structured using best practices, and are consistent throughout the files, thus eliminating a common source of errors.

More information on iGen can be found: <u>imperas.com/products</u>.

Please contact Imperas to get access to the Imperas documents: Imperas_Model_Generator_Guide.pdf and Imperas_Peripheral_Generator_Guide.pdf.

10.0 Peripheral model internals

Each instance of a peripheral model runs on its own virtual machine with an address space large enough for the model. This processor (the PSE) and its memory are separate from any processors, memories and buses

Copyright (c) 2015 Imperas Software Limited www.imperas.com

OVP License. Release 20150901.0 Page 9 of 11

in the platform being simulated; they exist only to execute the code of the peripheral model.

Interception of functions defined in the peripheral model allows the use of features of the host system in the implementation of the behavior of a peripheral. As an example, a real platform might contain a video display device. When simulating this system, it is generally more convenient not to simulate the complete video display device but to use a video package available on the host machine, such as SDL, and to use this to render to the host display. Also models of uarts, ethernet devices and USB components can make use of the host PC resources during simulation, to allow, for example, a simulation to browse the real internet, or the simulation to connect to a real USB device.

11.0 Parts of peripheral models

11.1 Configuring the Peripheral Instance with Parameters

A peripheral can include the behaviour of several configurations. These are controlled when the peripheral is instanced in the platform by setting parameters defined on the peripheral.

11.2 Net Ports

Peripherals may be connected to other peripherals or processors with signal wires (nets). These can be used to act as interrupt signals or used to control behavior between peripherals.

The wires are created in the platform as nets and this net is connected into the peripheral using a net port.

11.3 Bus master ports

A bus master port initiates (and controls the address of) a bus cycle. Bus cycles are generated by behavioral code within the peripheral model.

11.4 Bus slave ports

A peripheral can be defined as having several bus slave ports. The bus slave ports can be split into several address blocks. Each address block be either local memory or memory mapped registers. Both of these can have associated callback functions. A memory mapped register can also be defined as specific read/write access, whether it is volatile, and also whether it is associated with a reset pin and mask. A memory mapped register can also have specific bit fields defined.

11.5 Packetnets

A peripheral can be defined as being connected to packetnet ports. A packetnet is used to model packet based communication such as Ethernet, CAN bus or GSM. A packetnet is created in a platform, then connected to packetnet ports on model instances. A packetnet can have many connections, each able to send or receive packets. A packetnet is used as an efficient method of communication within OVP models.

For more information on modeling with packetnets, please see the peripheral modeling documentation: OVP_Peripheral_Modeling_Guide.pdf, OVPsim_and_CpuManager_User_Guide.pdf and the example: \$IMPERAS_HOME/Examples/Models/Peripherals/packetnet.

Copyright (c) 2015 Imperas Software Limited www.imperas.com

OVP License. Release 20150901.0 Page 10 of 11

12.0 More information (documentation) on peripheral models and modeling More information on modeling and APIs can be found at: OVPworld.org/technology_apis.

Specifics on modeling peripherals can be found: OVP Peripheral Modeling Guide.pdf.

A full list of the currently available OVP documentation is available: OVPworld.org/documentation.
#

Copyright (c) 2015 Imperas Software Limited OVP License. Release 20150901.0