Imperas Guide to using Virtual Platforms

Platform Specific Information for imperas.ovpworld.org / BareMetalArcManycore24_TLM2.0

Imperas Software Limited
Imperas Buildings, North Weston
Thame, Oxfordshire, OX9 2HA, U.K.
docs@imperas.com.

Author	Imperas Software Limited
Version	20150901.0
Filename	Imperas_Platform_User_Guide_BareMetalArcManycore24_TLM2.0.pdf
Created	26 August 2015
Status	OVP Standard Release

Copyright Notice

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Table Of Contents

1.0 Virtual Platform: BareMetalArcManycore24_TLM2.0

This document provides the details of the usage of an Imperas OVP Virtual Platform. The first half of the document covers specifics of this particular virtual platform. For more information about Imperas OVP virtual platforms, how they are built and used, please see the later sections in this document.

1.1 Licensing

Open Source Apache 2.0

1.2 Description

This is a platform that instantiates 24 ARC processors within a SystemC TLM2.0 infrastructure.
Each processor has independent memory areas for program memory 0x00000000 to 0x000fffff
stack memory 0x3d000000 to 0x3d0fffff.

1.3 Location

The BareMetalArcManycore24_TLM2.0 virtual platform is located in an Imperas/OVP installation at the VLNV: imperas.ovpworld.org / platform / BareMetalArcManycore24_TLM2.0 / 1.0.

2.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu0

2.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu0' it has been instanced with the following parameters:

Table 1. Processor Instance 'cpu0' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library

Table 2. Processor Instance 'cpu0' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

2.2 Memory Map for processor 'cpu0' bus: 'Bus0'

Processor instance 'cpu0' is connected to bus 'Bus0' using master port 'INSTRUCTION'.
Processor instance 'cpu0' is connected to bus 'Bus0' using master port 'DATA'.

Table 3. Memory Map ('cpu0' / 'Bus0' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program0	ram
0x3D000000	0x3D0FFFFF	Stack0	ram

2.3 Net Connections to processor: 'cpu0'
There are no nets connected to this processor.

3.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu1

3.1 Instance Parameters
Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu1' it has been instanced with the following parameters:

Table 4. Processor Instance 'cpu1' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	1	Configured to have a specific id

Table 5. Processor Instance 'cpu1' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

3.2 Memory Map for processor 'cpu1' bus: 'Bus1'
Processor instance 'cpu1' is connected to bus 'Bus1' using master port 'INSTRUCTION'.
Processor instance 'cpu1' is connected to bus 'Bus1' using master port 'DATA'.

Table 6. Memory Map ('cpu1' / 'Bus1' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program1	ram
0x3D000000	0x3D0FFFFF	Stack1	ram

3.3 Net Connections to processor: 'cpu1'
There are no nets connected to this processor.

4.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu2

4.1 Instance Parameters
Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu2' it has been instanced with the following parameters:

Table 7. Processor Instance 'cpu2' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library

id	2	Configured to have a specific id

Table 8. Processor Instance 'cpu2' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

4.2 Memory Map for processor 'cpu2' bus: 'Bus2'

Processor instance 'cpu2' is connected to bus 'Bus2' using master port 'INSTRUCTION'.
Processor instance 'cpu2' is connected to bus 'Bus2' using master port 'DATA'.

Table 9. Memory Map ('cpu2' / 'Bus2' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program2	ram
0x3D000000	0x3D0FFFFF	Stack2	ram

4.3 Net Connections to processor: 'cpu2'

There are no nets connected to this processor.

5.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu3

5.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu3' it has been instanced with the following parameters:

Table 10. Processor Instance 'cpu3' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	3	Configured to have a specific id

Table 11. Processor Instance 'cpu3' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

5.2 Memory Map for processor 'cpu3' bus: 'Bus3'

Processor instance 'cpu3' is connected to bus 'Bus3' using master port 'INSTRUCTION'.
Processor instance 'cpu3' is connected to bus 'Bus3' using master port 'DATA'.

Table 12. Memory Map ('cpu3' / 'Bus3' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program3	ram
0x3D000000	0x3D0FFFFF	Stack3	ram

5.3 Net Connections to processor: 'cpu3'

There are no nets connected to this processor.

6.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu4

6.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu4' it has been instanced with the following parameters:

Table 13. Processor Instance 'cpu4' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	4	Configured to have a specific id

Table 14. Processor Instance 'cpu4' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

6.2 Memory Map for processor 'cpu4' bus: 'Bus4'

Processor instance 'cpu4' is connected to bus 'Bus4' using master port 'INSTRUCTION'.
Processor instance 'cpu4' is connected to bus 'Bus4' using master port 'DATA'.

Table 15. Memory Map ('cpu4' / 'Bus4' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program4	ram
0x3D000000	0x3D0FFFFF	Stack4	ram

6.3 Net Connections to processor: 'cpu4'

There are no nets connected to this processor.

7.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu5

7.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu5' it has been instanced with the following parameters:

Table 16. Processor Instance 'cpu5' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	5	Configured to have a specific id

Table 17. Processor Instance 'cpu5' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

7.2 Memory Map for processor 'cpu5' bus: 'Bus5'

Processor instance 'cpu5' is connected to bus 'Bus5' using master port 'INSTRUCTION'.
Processor instance 'cpu5' is connected to bus 'Bus5' using master port 'DATA'.

Table 18. Memory Map ('cpu5' / 'Bus5' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program5	ram
0x3D000000	0x3D0FFFFF	Stack5	ram

7.3 Net Connections to processor: 'cpu5'

There are no nets connected to this processor.

8.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu6

8.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu6' it has been instanced with the following parameters:

Table 19. Processor Instance 'cpu6' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	6	Configured to have a specific id

Table 20. Processor Instance 'cpu6' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

8.2 Memory Map for processor 'cpu6' bus: 'Bus6'

Processor instance 'cpu6' is connected to bus 'Bus6' using master port 'INSTRUCTION'.
Processor instance 'cpu6' is connected to bus 'Bus6' using master port 'DATA'.

Table 21. Memory Map ('cpu6' / 'Bus6' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program6	ram
0x3D000000	0x3D0FFFFF	Stack6	ram

8.3 Net Connections to processor: 'cpu6'

There are no nets connected to this processor.

9.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu7

9.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu7' it has been instanced with the following parameters:

Table 22. Processor Instance 'cpu7' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	7	Configured to have a specific id

Table 23. Processor Instance 'cpu7' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

9.2 Memory Map for processor 'cpu7' bus: 'Bus7'

Processor instance 'cpu7' is connected to bus 'Bus7' using master port 'INSTRUCTION'.
Processor instance 'cpu7' is connected to bus 'Bus7' using master port 'DATA'.

Table 24. Memory Map ('cpu7' / 'Bus7' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program7	ram
0x3D000000	0x3D0FFFFF	Stack7	ram

9.3 Net Connections to processor: 'cpu7'

There are no nets connected to this processor.

10.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu8

10.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu8' it has been instanced with the following parameters:

Table 25. Processor Instance 'cpu8' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	8	Configured to have a specific id

Table 26. Processor Instance 'cpu8' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

10.2 Memory Map for processor 'cpu8' bus: 'Bus8'

Processor instance 'cpu8' is connected to bus 'Bus8' using master port 'INSTRUCTION'.
Processor instance 'cpu8' is connected to bus 'Bus8' using master port 'DATA'.

Table 27. Memory Map ('cpu8' / 'Bus8' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program8	ram
0x3D000000	0x3D0FFFFF	Stack8	ram

10.3 Net Connections to processor: 'cpu8'

There are no nets connected to this processor.

11.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu9

11.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu9' it has been instanced with the following parameters:

Table 28. Processor Instance 'cpu9' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	9	Configured to have a specific id

Table 29. Processor Instance 'cpu9' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

11.2 Memory Map for processor 'cpu9' bus: 'Bus9'

Processor instance 'cpu9' is connected to bus 'Bus9' using master port 'INSTRUCTION'.
Processor instance 'cpu9' is connected to bus 'Bus9' using master port 'DATA'.

Table 30. Memory Map ('cpu9' / 'Bus9' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program9	ram
0x3D000000	0x3D0FFFFF	Stack9	ram

11.3 Net Connections to processor: 'cpu9'

There are no nets connected to this processor.

12.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu10

12.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu10' it has been instanced with the following parameters:

Table 31. Processor Instance 'cpu10' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	10	Configured to have a specific id

Table 32. Processor Instance 'cpu10' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

12.2 Memory Map for processor 'cpu10' bus: 'Bus10'

Processor instance 'cpu10' is connected to bus 'Bus10' using master port 'INSTRUCTION'.
Processor instance 'cpu10' is connected to bus 'Bus10' using master port 'DATA'.

Table 33. Memory Map ('cpu10' / 'Bus10' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program10	ram
0x3D000000	0x3D0FFFFF	Stack10	ram

12.3 Net Connections to processor: 'cpu10'

There are no nets connected to this processor.

13.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu11

13.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu11' it has been instanced with the following parameters:

Table 34. Processor Instance 'cpu11' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	11	Configured to have a specific id

Table 35. Processor Instance 'cpu11' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

13.2 Memory Map for processor 'cpu11' bus: 'Bus11'

Processor instance 'cpu11' is connected to bus 'Bus11' using master port 'INSTRUCTION'.
Processor instance 'cpu11' is connected to bus 'Bus11' using master port 'DATA'.

Table 36. Memory Map ('cpu11' / 'Bus11' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program11	ram
0x3D000000	0x3D0FFFFF	Stack11	ram

13.3 Net Connections to processor: 'cpu11'

There are no nets connected to this processor.

14.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu12

14.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu12' it has been instanced with the following parameters:

Table 37. Processor Instance 'cpu12' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	12	Configured to have a specific id

Table 38. Processor Instance 'cpu12' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

14.2 Memory Map for processor 'cpu12' bus: 'Bus12'

Processor instance 'cpu12' is connected to bus 'Bus12' using master port 'INSTRUCTION'.
Processor instance 'cpu12' is connected to bus 'Bus12' using master port 'DATA'.

Table 39. Memory Map ('cpu12' / 'Bus12' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program12	ram
0x3D000000	0x3D0FFFFF	Stack12	ram

14.3 Net Connections to processor: 'cpu12'

There are no nets connected to this processor.

15.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu13

15.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu13' it has been instanced with the following parameters:

Table 40. Processor Instance 'cpu13' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	13	Configured to have a specific id

Table 41. Processor Instance 'cpu13' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

15.2 Memory Map for processor 'cpu13' bus: 'Bus13'

Processor instance 'cpu13' is connected to bus 'Bus13' using master port 'INSTRUCTION'.
Processor instance 'cpu13' is connected to bus 'Bus13' using master port 'DATA'.

Table 42. Memory Map ('cpu13' / 'Bus13' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program13	ram
0x3D000000	0x3D0FFFFF	Stack13	ram

15.3 Net Connections to processor: 'cpu13'

There are no nets connected to this processor.

16.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu14

16.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu14' it has been instanced with the following parameters:

Table 43. Processor Instance 'cpu14' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	14	Configured to have a specific id

Table 44. Processor Instance 'cpu14' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

16.2 Memory Map for processor 'cpu14' bus: 'Bus14'

Processor instance 'cpu14' is connected to bus 'Bus14' using master port 'INSTRUCTION'.
Processor instance 'cpu14' is connected to bus 'Bus14' using master port 'DATA'.

Table 45. Memory Map ('cpu14' / 'Bus14' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program14	ram
0x3D000000	0x3D0FFFFF	Stack14	ram

16.3 Net Connections to processor: 'cpu14'

There are no nets connected to this processor.

17.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu15

17.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu15' it has been instanced with the following parameters:

Table 46. Processor Instance 'cpu15' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	15	Configured to have a specific id

Table 47. Processor Instance 'cpu15' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

17.2 Memory Map for processor 'cpu15' bus: 'Bus15'

Processor instance 'cpu15' is connected to bus 'Bus15' using master port 'INSTRUCTION'.
Processor instance 'cpu15' is connected to bus 'Bus15' using master port 'DATA'.

Table 48. Memory Map ('cpu15' / 'Bus15' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program15	ram
0x3D000000	0x3D0FFFFF	Stack15	ram

17.3 Net Connections to processor: 'cpu15'

There are no nets connected to this processor.

18.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu16

18.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance

'cpu16' it has been instanced with the following parameters:

Table 49. Processor Instance 'cpu16' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	16	Configured to have a specific id

Table 50. Processor Instance 'cpu16' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

18.2 Memory Map for processor 'cpu16' bus: 'Bus16'

Processor instance 'cpu16' is connected to bus 'Bus16' using master port 'INSTRUCTION'.
Processor instance 'cpu16' is connected to bus 'Bus16' using master port 'DATA'.

Table 51. Memory Map ('cpu16' / 'Bus16' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program16	ram
0x3D000000	0x3D0FFFFF	Stack16	ram

18.3 Net Connections to processor: 'cpu16'

There are no nets connected to this processor.

19.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu17

19.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu17' it has been instanced with the following parameters:

Table 52. Processor Instance 'cpu17' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	17	Configured to have a specific id

Table 53. Processor Instance 'cpu17' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

19.2 Memory Map for processor 'cpu17' bus: 'Bus17'

Processor instance 'cpu17' is connected to bus 'Bus17' using master port 'INSTRUCTION'.

Processor instance 'cpu17' is connected to bus 'Bus17' using master port 'DATA'.

Table 54. Memory Map ('cpu17' / 'Bus17' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program17	ram
0x3D000000	0x3D0FFFFF	Stack17	ram

19.3 Net Connections to processor: 'cpu17'

There are no nets connected to this processor.

20.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu18

20.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu18' it has been instanced with the following parameters:

Table 55. Processor Instance 'cpu18' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	18	Configured to have a specific id

Table 56. Processor Instance 'cpu18' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

20.2 Memory Map for processor 'cpu18' bus: 'Bus18'

Processor instance 'cpu18' is connected to bus 'Bus18' using master port 'INSTRUCTION'.
Processor instance 'cpu18' is connected to bus 'Bus18' using master port 'DATA'.

Table 57. Memory Map ('cpu18' / 'Bus18' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program18	ram
0x3D000000	0x3D0FFFFF	Stack18	ram

20.3 Net Connections to processor: 'cpu18'

There are no nets connected to this processor.

21.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu19

21.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu19' it has been instanced with the following parameters:

Table 58. Processor Instance 'cpu19' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	19	Configured to have a specific id

Table 59. Processor Instance 'cpu19' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

21.2 Memory Map for processor 'cpu19' bus: 'Bus19'

Processor instance 'cpu19' is connected to bus 'Bus19' using master port 'INSTRUCTION'.
Processor instance 'cpu19' is connected to bus 'Bus19' using master port 'DATA'.

Table 60. Memory Map ('cpu19' / 'Bus19' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program19	ram
0x3D000000	0x3D0FFFFF	Stack19	ram

21.3 Net Connections to processor: 'cpu19'

There are no nets connected to this processor.

22.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu20

22.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu20' it has been instanced with the following parameters:

Table 61. Processor Instance 'cpu20' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	20	Configured to have a specific id

Table 62. Processor Instance 'cpu20' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

22.2 Memory Map for processor 'cpu20' bus: 'Bus20'

Processor instance 'cpu20' is connected to bus 'Bus20' using master port 'INSTRUCTION'.
Processor instance 'cpu20' is connected to bus 'Bus20' using master port 'DATA'.

Table 63. Memory Map ('cpu20' / 'Bus20' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program20	ram
0x3D000000	0x3D0FFFFF	Stack20	ram

22.3 Net Connections to processor: 'cpu20'

There are no nets connected to this processor.

23.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu21

23.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu21' it has been instanced with the following parameters:

Table 64. Processor Instance 'cpu21' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	21	Configured to have a specific id

Table 65. Processor Instance 'cpu21' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

23.2 Memory Map for processor 'cpu21' bus: 'Bus21'

Processor instance 'cpu21' is connected to bus 'Bus21' using master port 'INSTRUCTION'.
Processor instance 'cpu21' is connected to bus 'Bus21' using master port 'DATA'.

Table 66. Memory Map ('cpu21' / 'Bus21' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program21	ram
0x3D000000	0x3D0FFFFF	Stack21	ram

23.3 Net Connections to processor: 'cpu21'

There are no nets connected to this processor.

24.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu22

24.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu22' it has been instanced with the following parameters:

Table 67. Processor Instance 'cpu22' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	22	Configured to have a specific id

Table 68. Processor Instance 'cpu22' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

24.2 Memory Map for processor 'cpu22' bus: 'Bus22'

Processor instance 'cpu22' is connected to bus 'Bus22' using master port 'INSTRUCTION'.
Processor instance 'cpu22' is connected to bus 'Bus22' using master port 'DATA'.

Table 69. Memory Map ('cpu22' / 'Bus22' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program22	ram
0x3D000000	0x3D0FFFFF	Stack22	ram

24.3 Net Connections to processor: 'cpu22'

There are no nets connected to this processor.

25.0 Processor [arc.ovpworld.org/processor/arc/1.0] instance: cpu23

25.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu23' it has been instanced with the following parameters:

Table 70. Processor Instance 'cpu23' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
mips	100	The nominal MIPS for the processor
semihostvendor	arc.ovpworld.org	The VLNV vendor name of a Semihost library
semihostname	arcNewlib	The VLNV name of a Semihost library
id	23	Configured to have a specific id

Table 71. Processor Instance 'cpu23' Parameters (Attributes)

Parameter Name	Value	Type
format	gdb	

25.2 Memory Map for processor 'cpu23' bus: 'Bus23'

Processor instance 'cpu23' is connected to bus 'Bus23' using master port 'INSTRUCTION'.
Processor instance 'cpu23' is connected to bus 'Bus23' using master port 'DATA'.

Table 72. Memory Map ('cpu23' / 'Bus23' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFF	Program23	ram
0x3D000000	0x3D0FFFFF	Stack23	ram

25.3 Net Connections to processor: 'cpu23'

There are no nets connected to this processor.

26.0 Overview of Imperas OVP Virtual Platforms

This document provides the details of the usage of an Imperas OVP Virtual Platform. The first half of the document covers specifics of this particular virtual platform.

This second part of the document, includes information about Imperas OVP virtual platforms, how they are built and used.

The Imperas virtual platforms are designed to provide a base for you to run high-speed software simulations of CPU-based SoCs and platforms on any suitable PC. They are typically based on the functionality of vendors fixed or evaluation platforms, enabling you to simulate software on these reference platforms. Typically virtual platforms are fixed and require the vendor to modify or extend them. Imperas virtual platforms are different in that they enable you to extend the functionality of the virtual platform, to closer reflect your own platform, by adding more component models, running different operating systems or adding additional applications.

Imperas virtual platforms are created using the Imperas iGen technology, allowing them to be used with Imperas OVP based simulators and also with Accellera/OSCI compliant SystemC simulators and commercial EDA System Design environments that use SystemC.

Virtual platforms include simulation models of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications. The platform and the peripheral models used in most of the virtual platforms are open source, so that you can easily add new models to the platform as well as modify the existing models. Some models are only provided as binary, normally because the IP owner has restricted the release of the model source. In this case, please contact Imperas for more information.

There are typically several generic flavors of the virtual platforms for specific processor families, some targeting full operating systems, such as Linux, and some which focus on Real Time Operating Systems (RTOS) such as Mentor Nucleus or freeRTOS. OVP models of the processor cores are included in the virtual platforms, and for those processors which support mulitple cores SMP Linux is often supported for that virtual platform. For all of these virtual platforms, many of the peripheral components of the platform are modeled, often including the Ethernet and USB components. The semi-hosting capability of the Imperas virtual platform simulator products enables connection via the Ethernet and USB components from the virtual platform to the real world via the x86 host machine.

The Imperas OVP CPU models are written using the OVP Virtual Machine Interface (VMI) API that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. The processor models are Instruction Accurate and do not model the detailed cycle timing of the processor and they implement functionality at the level of a Programmers View of the processor and peripherals and the software running on them does not know it is not running on hardware. Many models are provided as a binary shared object

and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model. The models are run through an extensive QA and regression testing process and most processor model families are validated using technology provided by the processor IP owners. All the models in this platform are developed with the Open Virtual Platforms APIs and are implemented in C.

More information on modeling and APIs can be found on the www.OVPworld.org site.

27.0 Getting Started with Imperas OVP Virtual Platforms

Virtual platforms are downloadable from the OVPworld website OVPworld.org/downloads. You need to browse and look for '<platform processor name> Examples'. You do need to be registered and logged in on the OVP site to download. OVPworld currently provides 32 bit host versions of packages containing virtual platforms.

When downloading, choose, Linux or Windows host. 32 bit packages can be installed and executed on 32 bit or 64 bit hosts. If you require a 64 bit host version please contact Imperas.

For example, for the ARM Versatile Express platform booting Linux on Cortex-A15MP Single, Dual, and Quad core procesors, you would want the download package: 'OVPsim_demo_Linux_ArmVersatileExpress_arm_Cortex-A15MP'.

Most virtual platform packages contain the platform and all the processor and peripheral models needed. You will need to download a simulator to run the platform. You can use OVPsim, downloadable from OVPworld.org/downloads, or you can use one of the Imperas simulators (imperas.com/products) available commercially from Imperas.

28.0 Simulating Software

28.1 Getting a license key to run

After you have downloaded you will need a runtime license key before the simulators will run. For OVPsim please visit OVPworld.org/likey and provide the required information and an evaluation/demo license key will be automatically sent to you. If you are using Imperas, then please contact Imperas for a license key.

28.2 Normal runs

To run a platform, read the section below on command line control of the platform and the section on setting command line arguments.

28.3 Loading Software

For most virtual platforms the platform is already configured to run the default software application/program and there is normally a script to run that sets some arguments. You can then copy/edit this script to select your own applications etc.

The example application programs are typically .elf format files and are provided pre-compiled. There are

normally makefiles and associated scripts to recompile the example applications.

To find more information about compiling and loading software, the following document should be looked at: Imperas_Installation_and_Getting_Started.pdf.

28.4 Semihosting

In a virtual platform, semihosting is not normally used as there is normally hardware that implements the appropriate functionality - for example I/O will be handled by UARTs etc.

28.5 Using a terminal (UART)

If the platform includes one or more UARTs you will need to connect a terminal program to it so that you can see output and type into the simulated program. Review the list of peripherals below and see what configuration options it has been set with. In most cases there is an option to set to instruct the simulator to 'pop up' a terminal window connected to the simulated UART.

28.6 Interacting with the simulation (keyboard and mouse)

If the platform has a simulated UART you can normally set a command to get the simulator to pop up a terminal window allowing you to see output from the simulated UART and also allowing you to type characters into the UART that can be processed by the simulated software.

If your simulated platform has an LCD device then you can often configure it to recognize mouse movements and mouse clicks - allowing full interaction.

To see these interactions in action, have a look at some of the available videos available at OVPworld.org/demosandvideos.

28.7 More Information (Documentation) on Simulation

To find more information about running simulations and more of the options the simulators provide, the following documents should be looked at:
Imperas_Installation_and_Getting_Started.pdf
OVPsim_and_CpuManager_User_Guide.pdf
OVP_Control_File_User_Guide.pdf

A full list of the currently available OVP documentation is available: OVPworld.org/documentation.

29.0 Debugging Software running on an Imperas OVP Virtual Platform

The Imperas and OVP simulators have several different interfaces to debuggers. These include several proprietary formats and also the standard GNU RSP format is supported allowing many compatible debuggers to be used. Below are some examples that Imperas directly support.

29.1 Debugging with GDB

A GNU debugger (GDB) can be connected to a processor in a platform using the RSP protocol. This allows

the application program running on a processor to be debugged using a specific GDB for the processor selected. When using the Imperas Professional products many connections can be made allowing a GDB to be connected to all the processors in the platform.

The use of GDB is documented: OVPsim_Debugging_Applications_with_GDB_User_Guide.pdf.

*29.2 Debugging with Imperas M*DBG*

The Imperas multi-processor debugger can be connected to a platform and through this connection you can debug application programs running on all of the processors instanced within the platform. It is also capable, within this single unified environment, to debug peripheral model behavioral code in conjunction with the processor application programs.

For more information please see the Imperas M*DBG user guide.

The Imperas multi-processor debugger is also capable of controlling the Imperas Verification Analysis aand Profiling (VAP) tools in real time, making them invaluable to application program development, debugging and analysis.

For more information please see the Imperas VAP tools user guide.

29.3 Debugging with the Imperas iGui and GDB

Imperas iGui gives a GUI front end to the use of the GDB debugger. It allows use of all the features of GDB including source level application program debugging on processors.

*29.4 Debugging with the Imperas iGui and M*DBG*

Imperas iGui gives a GUI front end to the Imperas multi-processor debugger. It provides all the features of this debugger but does so with source level application program debugging on processors and source level debugging of the behavioral code on peripheral components in the platform. A context view shows all the processor and peripheral components within the platform and allows switching between them to examine the state of each at the event at which the simulation was stopped

Imperas iGui provides a menu from which the Imperas VAP tools can be controlled.

29.5 Debugging with Eclipse

A standard Eclipse CDT development environment can be connected to one or more processors in a platform (multiple processors require an Imperas professional product). The simulation platform is started remotely or using the external tool feature in Eclipse, opens a debug port and awaits the connection with Eclipse. All features provided by the Eclipse CDT development environment are available to be used to debug software applications executing on the processors in the platform.

The use of Eclipse is documented: OVPsim_Debugging_Applications_with_Eclipse_User_Guide.pdf.

29.6 Debugging applications running under a simulated operating system

If the simulated platform is running an Operating System and the platform has a UART or Ethernet etc connection then it is often possible to connect an external debugger and debug the applications running under the simulated operating system.

An example would be a simulated platform running the Linux operating system, such as the MIPS Malta, or ARM Versatile Express. Within the simulated Linux you can start a gdbserver that connects from within the simulation through a UART out to the host PC via a port. Within the host PC you start a terminal program and connect to the port with a debugger such as GDB and can then debug the simulated user application.

30.0 Modifying the Platform

30.1 Platforms use C/C++ and OVP APIs

The Imperas and OVP simulators execute a platform that is written in C/C++ and that makes function calls into the simulator's APIs. Thus the virtual platform is compiled from C/C++ into a binary shared object that the simulator loads and runs. OVP provides the definition and documentation that defines the C APIs for modeling the platforms, the peripherals and the processors. You can find more information about these APIs on the OVP website and in the OVP API documentation.

30.2 Platforms/Peripherals can be easily built with iGen from Imperas

Imperas provides a product 'iGen' that takes an input script file and creates the C/C++ files needed for platforms and peripherals - it creates the C/C++ file that is compiled into the platform or peripheral that is needed as an object file by the simulator. iGen creates the C/C++ files, you then need to add any necessary behaviors or further details etc. For platforms iGen creates either a C platform or a C++ SystemC TLM2 platform. For peripherals iGen creates the C files and also provides a native C++ SystemC TLM2 interface to allow the peripheral to be instantiated in SystemC TLM2 platforms.

Information on iGen is available from: imperas.com/products.

30.3 Re-configuring the platform

There will nornmally be several configuration options that you can set when running the platform without the neeed to change any source. Refer to the section above on command line arguments. If these do not allow you to make the changes you need, then you may need to edit and recompile the source of the platform.

The source of the platform and the source of the peripherals will be installed as part of the packages you are using. The sources are located in the Imperas/OVP installation VLNV source tree. The VLNV term refers to: Vendor (eg arm.ovpworld.org), Library (eg platform), Name, (eg ArmVersatileExpress-CA15), and Version (eg 1.0). To modify the platform, locate the platform source files.

If you are an Imperas user and have access to iGen, we recommend you modify the source script files and regenerate and recompile the C that makes up the platform. Refer to the Imperas iGen model generator

guide and the Imperas platform generator guide.

If you are using the C or SystemC TLM2 platforms with OVPsim, then you can edit the C/C++ files, recompile the source directly using the supplied makefiles, and the run the simulator directly with the resultant shared object.

30.4 Replacing peripherals components

If you need to replace peripherals, find the appropriate place in the source of the platform, make the change you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

30.5 Adding new peripherals components

If you need to add peripherals, find the appropriate place in the source, make the additions you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

If you need to create new peripheral components then use iGen to very quickly create the necessary C/C++ files that get you started. With iGen you can create peripherals with register/memory state in a few lines of iGen source. When adding behavior to the peripherals refer to the OVP API documentation.

31.0 Available Virtual Platforms

Table 73. Imperas / OVP Extendable Platform Kits (17 available)

Platform Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
AlteraCycloneV_HPS_TLM2	altera.ovpworld.org
ARMv8-A-FMv1	arm.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmIntegratorCP_TLM2.0	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
ArmVersatileExpress_CA9_TLM2	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
FreescaleKinetis60	freescale.ovpworld.org
FreescaleVybridVF5	freescale.ovpworld.org
MipsMalta	mips.ovpworld.org
MipsMaltaLinux_TLM2.0	mips.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
XilinxML505	xilinx.ovpworld.org

Table 74. Imperas General Virtual Platforms (6 available)

Platform Name	Vendor
arm-ti-eabi	arm.imperas.com
armm-ti-coff	arm.imperas.com
armm-ti-eabi	arm.imperas.com
HeteroAlteraCycloneV_HPS_CycloneIII_3c120	imperas.ovpworld.org
HeteroArmNucleusMIPSLinux	imperas.ovpworld.org
QuadArmVersatileExpress	imperas.ovpworld.org

Table 75. Imperas / OVP Bare Metal Virtual Platforms (39 available)

Platform Name	Vendor
BareMetalNios_IISingle	altera.ovpworld.org
BareMetalNios_IISingle_TLM2.0	altera.ovpworld.org
BareMetalArcSingle	arc.ovpworld.org
BareMetalArcSingle_TLM2.0	arc.ovpworld.org
BareMetalArm7Single	arm.ovpworld.org
BareMetalArm7Single_TLM2.0	arm.ovpworld.org
BareMetalArmAArch64Single_TLM2.0	arm.ovpworld.org
BareMetalArmCortexADual	arm.ovpworld.org
BareMetalArmCortexASingle	arm.ovpworld.org
BareMetalArmCortexASingleAngelTrap	arm.ovpworld.org
BareMetalArmCortexASingle_TLM2.0	arm.ovpworld.org
BareMetalArmCortexMSingle	arm.ovpworld.org
BareMetalArmCortexMSingle_TLM2.0	arm.ovpworld.org

ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
BareMetalArcManycore24_TLM2.0	imperas.ovpworld.org
BareMetalArm7Dual_TLM2.0	imperas.ovpworld.org
BareMetalArmx1Mips32x3	imperas.ovpworld.org
BareMetalMips32Multicore2_TLM2.0	imperas.ovpworld.org
Or1kUclinux_TLM2.0	imperas.ovpworld.org
BareMetalM14KSingle	mips.ovpworld.org
BareMetalM14KSingle_TLM2.0	mips.ovpworld.org
BareMetalMips32Dual	mips.ovpworld.org
BareMetalMips32Single	mips.ovpworld.org
BareMetalMips32Single_TLM2.0	mips.ovpworld.org
BareMetalMips64Single	mips.ovpworld.org
BareMetalMips64Single_TLM2.0	mips.ovpworld.org
BareMetalMipsDual	mips.ovpworld.org
BareMetalMipsSingle	mips.ovpworld.org
BareMetalMipsSingle_TLM2.0	mips.ovpworld.org
BareMetalOr1kSingle	ovpworld.org
BareMetalOr1kSingle_TLM2.0	ovpworld.org
BareMetalM16cSingle	posedgesoft.ovpworld.org
BareMetalPowerPc32Single	power.ovpworld.org
BareMetalPowerPc32Single_TLM2.0	power.ovpworld.org
BareMetalV850Single	renesas.ovpworld.org
BareMetalV850Single_TLM2.0	renesas.ovpworld.org
ghs-multi	renesas.ovpworld.org
BareMetalMicroBlazeSingle_TLM2.0	xilinx.ovpworld.org

#

