

# **OVP Guide to Using Processor Models**

# Model Specific Information for variant ARM\_Cortex-A7MPx4

# Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, UK docs@imperas.com



| Author   | Imperas Software Limited                             |  |
|----------|--|--|
| Version  | 0.4  |  |
| Filename | OVP_Model_Specific_Information_arm_Cortex-A7MPx4.pdf |  |
| Created  | 25 August 2015                                       |  |

# **Copyright Notice**

Copyright © 2015 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

# **Right to Copy Documentation**

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

## **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

IMPERAS SOFTWARE LIMITED., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

# Table of Contents

| 1.0 Overview                     | 5  |
|----------------------------------|----|
| 1.1 Description                  | 5  |
| 1.2 Licensing                    | 5  |
| 1.3 Limitations                  | 5  |
| 1.4 Verification                 | 6  |
| 1.5 Features                     | 6  |
| 2.0 Configuration                | 6  |
| 2.1 Location                     | 6  |
| 2.2 GDB Path                     | 6  |
| 2.3 Semi-Host Library            | 6  |
| 2.4 Processor Endian-ness        | 6  |
| 2.5 QuantumLeap Support          | 6  |
| 2.6 Processor ELF Code           | 6  |
| 3.0 Other Variants in this Model | 7  |
| 4.0 Bus Ports                    | 8  |
| 5.0 Net Ports                    | 8  |
| 6.0 FIFO Ports                   | 12 |
| 7.0 Parameters                   | 12 |
| 8.0 Execution Modes              | 15 |
| 9.0 Exceptions                   | 15 |
| 10.0 Hierarchy of the model      | 16 |
| 10.1 Level 1: MPCORE             | 16 |
| 10.2 Level 2: CPU                | 16 |
| 11.0 Model Commands              | 18 |
| 11.1 Level 1: MPCORE             |    |
| 11.2 Level 2: CPU                | 18 |
| 12.0 Registers                   | 18 |
| 12.1 Level 1: MPCORE             |    |
| 12.2 Level 2: CPU                | 18 |
| 12.2.1 Core                      | 18 |
| 12.2.2 Control                   |    |
| 12.2.3 User                      | 19 |
| 12.2.4 FIQ                       | 19 |
| 12.2.5 IRQ                       | 19 |
| 12.2.6 Supervisor                |    |
| 12.2.7 Monitor                   | 20 |
| 12.2.8 Hypervisor                | 20 |
| 12.2.9 Undefined                 |    |
| 12.2.10 Abort                    | 20 |
| 12.2.11 SIMD_VFP                 | 20 |
| 12.2.12 SIMD_VFP_SYS             | 21 |
| 12.2.13 Coprocessor_32_bit       | 22 |

| 12.2.14 Coprocessor_32_bit_secure          | 26 |
|--|----|
| 12.2.15 Coprocessor_32_bit_non_secure      |    |
| 12.2.16 Coprocessor_64_bit                 |    |
| 12.2.17 Coprocessor_64_bit_secure          |    |
| 12.2.18 Coprocessor_64_bit_non_secure      |    |
| 12.2.19 Integration_support.               |    |
| 12.2.20 MPCore_distributor                 |    |
| 12.2.21 MPCore_processor_interface         |    |
| 12.2.22 MPCore_virtual_interface_control   |    |
| 12.2.23 MPCore virtual processor interface |    |

# 1.0 Overview

This document provides the details of an OVP Fast Processor Model variant. OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms. The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the

There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

#### 1.1 Description

ARM Processor Model

#### 1.2 Licensing

Usage of binary model under license governing simulator usage.

Note that for models of ARM CPUs the license includes the following terms:

Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to: If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment. In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.

Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.

The License agreement does not entitle Licensee to manufacture in silicon any product based on this model.

The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.

Source of model available under separate Imperas Software License Agreement.

#### 1.3 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. ISB, CP15ISB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. The model does not implement speculative fetch behavior. The branch cache is not modeled. Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous (as if the memory was of Strongly Ordered or Device-nGnRnE type). Data barrier instructions (e.g. DSB, CP15DSB) are treated

as NOPs, with the exception of any undefined instruction behavior, which is modeled. Cache manipulation instructions are implemented as NOPs, with the exception of any undefined instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Performance Monitors are implemented as a register interface only.

TLBs are architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

#### 1.4 Verification

Models have been extensively tested by Imperas. ARM Cortex-A models have been successfully used by customers to simulate SMP Linux, Ubuntu Desktop, VxWorks and ThreadX on Xilinx Zynq virtual platforms.

#### 1.5 Features

Large physical address extension is implemented.

Thumb-2 instructions are supported.

Trivial Jazelle extension is implemented.

SIMD instructions are implemented.

NEON is implemented.

VFP is implemented.

Security extensions are implemented (also known as TrustZone). Non-secure accesses can be made visible externally by connecting the processor to a 41-bit physical bus, in which case bits 39..0 give the true physical address and bit 40 is the NS bit.

Virtualization extensions are implemented.

VMSA stage 1 secure, non-secure and Hypervisor address translation is implemented. VMSA stage 2 address translation is implemented.

Generic Timer is present. Use parameter override\_timerScaleFactor to specify the counter rate as a fraction of the processor MIPS rate (e.g. 10 implies Generic Timer counters increment once every 10 processor instructions).

GIC block is implemented (GICv2, including security extensions). Accesses to GIC registers can be viewed externally by connecting to the 32-bit GICRegisters bus port. Secure register accesses are at offset 0x0 on this bus; for example, a secure access to GIC register GICD\_CTLR can be observed by monitoring address 0x00001000. Non-secure accesses are at offset 0x80000000 on this bus; for example, a non-secure access to GIC register GICD\_CTLR can be observed by monitoring address 0x80001000

# 2.0 Configuration

#### 2.1 Location

The model source and object file is found in the VLNV tree at: arm.ovpworld.org/processor/arm/1.0

#### 2.2 GDB Path

The default GDB for this model is found at:

\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/gdb/arm-none-eabi-gdb

#### 2.3 Semi-Host Library

The default semi-host library file is found in the VLNV tree at : arm.ovpworld.org/semihosting/armNewlib/1.0

#### 2.4 Processor Endian-ness

This model can be set to either endian-ness (normally by a pin, or the ELF code).

#### 2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

#### 2.6 Processor ELF Code

The ELF code supported by this model is: 0x28

# 3.0 Other Variants in this Model

Table 1.

| Variant       |  |
|---------------|--|
| ARMv4T        |  |
| ARMv4xM       |  |
| ARMv4         |  |
| ARMv4TxM      |  |
| ARMv5xM       |  |
| ARMv5         |  |
| ARMv5TxM      |  |
| ARMv5T        |  |
| ARMv5TExP     |  |
| ARMv5TE       |  |
| ARMv5TEJ      |  |
| ARMv6         |  |
| ARMv6K        |  |
| ARMv6T2       |  |
| ARMv6KZ       |  |
| ARMv7         |  |
| ARM7TDMI      |  |
| ARM7EJ-S      |  |
| ARM720T       |  |
| ARM920T       |  |
| ARM922T       |  |
| ARM926EJ-S    |  |
| ARM940T       |  |
| ARM946E       |  |
| ARM966E       |  |
| ARM968E-S     |  |
| ARM1020E      |  |
| ARM1022E      |  |
| ARM1026EJ-S   |  |
| ARM1136J-S    |  |
| ARM1156T2-S   |  |
| ARM1176JZ-S   |  |
| Cortex-R4     |  |
| Cortex-R4F    |  |
| Cortex-A5UP   |  |
| Cortex-A5MPx1 |  |
| Cortex-A5MPx2 |  |

| O / AEMD O     |
|----------------|
| Cortex-A5MPx3  |
| Cortex-A5MPx4  |
| Cortex-A8      |
| Cortex-A9UP    |
| Cortex-A9MPx1  |
| Cortex-A9MPx2  |
| Cortex-A9MPx3  |
| Cortex-A9MPx4  |
| Cortex-A7UP    |
| Cortex-A7MPx1  |
| Cortex-A7MPx2  |
| Cortex-A7MPx3  |
| Cortex-A7MPx4  |
| Cortex-A15UP   |
| Cortex-A15MPx1 |
| Cortex-A15MPx2 |
| Cortex-A15MPx3 |
| Cortex-A15MPx4 |
| Cortex-A17MPx1 |
| Cortex-A17MPx2 |
| Cortex-A17MPx3 |
| Cortex-A17MPx4 |
| AArch32        |
| AArch64        |
| Cortex-A53MPx1 |
| Cortex-A53MPx2 |
| Cortex-A53MPx3 |
| Cortex-A53MPx4 |
| Cortex-A57MPx1 |
| Cortex-A57MPx2 |
| Cortex-A57MPx3 |
| Cortex-A57MPx4 |
|                |

# 4.0 Bus Ports

# Table 2.

| Туре               | Name         | Bits | Description                      |
|--------------------|--------------|------|----------------------------------|
| master (initiator) | INSTRUCTION  | 32   |                                  |
| master (initiator) | DATA         | 32   |                                  |
| master (initiator) | GICRegisters | 32   | GIC memory-mapped register block |

# **5.0 Net Ports**

# Table 3.

| Name  | Туре  | Description                 |
|-------|-------|-----------------------------|
| SPI32 | input | Shared peripheral interrupt |
| SPI33 | input | Shared peripheral interrupt |
| SPI34 | input | Shared peripheral interrupt |
| SPI35 | input | Shared peripheral interrupt |
| SPI36 | input | Shared peripheral interrupt |
| SPI37 | input | Shared peripheral interrupt |
| SPI38 | input | Shared peripheral interrupt |
| SPI39 | input | Shared peripheral interrupt |
| SPI40 | input | Shared peripheral interrupt |
| SPI41 | input | Shared peripheral interrupt |
| SPI42 | input | Shared peripheral interrupt |
| SPI43 | input | Shared peripheral interrupt |
| SPI44 | input | Shared peripheral interrupt |
| SPI45 | input | Shared peripheral interrupt |
| SPI46 | input | Shared peripheral interrupt |
| SPI47 | input | Shared peripheral interrupt |
| SPI48 | input | Shared peripheral interrupt |
| SPI49 | input | Shared peripheral interrupt |
| SPI50 | input | Shared peripheral interrupt |
| SPI51 | input | Shared peripheral interrupt |
| SPI52 | input | Shared peripheral interrupt |
| SPI53 | input | Shared peripheral interrupt |
| SPI54 | input | Shared peripheral interrupt |
| SPI55 | input | Shared peripheral interrupt |
| SPI56 | input | Shared peripheral interrupt |
| SPI57 | input | Shared peripheral interrupt |
| SPI58 | input | Shared peripheral interrupt |
| SPI59 | input | Shared peripheral interrupt |
| SPI60 | input | Shared peripheral interrupt |
| SPI61 | input | Shared peripheral interrupt |
| SPI62 | input | Shared peripheral interrupt |
| SPI63 | input | Shared peripheral interrupt |
| SPI64 | input | Shared peripheral interrupt |
| SPI65 | input | Shared peripheral interrupt |
| SPI66 | input | Shared peripheral interrupt |
| SPI67 | input | Shared peripheral interrupt |
| SPI68 | input | Shared peripheral interrupt |
| SPI69 | input | Shared peripheral interrupt |
| SPI70 | input | Shared peripheral interrupt |
| SPI71 | input | Shared peripheral interrupt |

| CDIZO          | !:t    | Oh anad a aniah anal intannas (                        |
|----------------|--------|--|
| SPI72          | input  | Shared peripheral interrupt                            |
| SPI73          | input  | Shared peripheral interrupt                            |
| SPI74          | input  | Shared peripheral interrupt                            |
| SPI75          | input  | Shared peripheral interrupt                            |
| SPI76          | input  | Shared peripheral interrupt                            |
| SPI77          | input  | Shared peripheral interrupt                            |
| SPI78          | input  | Shared peripheral interrupt                            |
| SPI79          | input  | Shared peripheral interrupt                            |
| SPI80          | input  | Shared peripheral interrupt                            |
| SPI81          | input  | Shared peripheral interrupt                            |
| SPI82          | input  | Shared peripheral interrupt                            |
| SPI83          | input  | Shared peripheral interrupt                            |
| SPI84          | input  | Shared peripheral interrupt                            |
| SPI85          | input  | Shared peripheral interrupt                            |
| SPI86          | input  | Shared peripheral interrupt                            |
| SPI87          | input  | Shared peripheral interrupt                            |
| SPI88          | input  | Shared peripheral interrupt                            |
| SPI89          | input  | Shared peripheral interrupt                            |
| SPI90          | input  | Shared peripheral interrupt                            |
| SPI91          | input  | Shared peripheral interrupt                            |
| SPI92          | input  | Shared peripheral interrupt                            |
| SPI93          | input  | Shared peripheral interrupt                            |
| SPI94          | input  | Shared peripheral interrupt                            |
| SPI95          | input  | Shared peripheral interrupt                            |
| SPIVector      | input  | Shared peripheral interrupt vectorized input           |
| periphReset    | input  | Peripheral reset (active high)                         |
| CNTVIRQ_CPU0   | output | Virtual timer event (active high)                      |
| CNTPSIRQ_CPU0  | output | Secure physical timer event (active high)              |
| CNTPNSIRQ_CPU0 | output | Non-secure physical timer event (active high)          |
| CNTPHPIRQ_CPU0 | output | Hypervisor physical timer event (active high)          |
| IRQOUT_CPU0    | output | IRQ wakeup   |
| FIQOUT_CPU0    | output | FIQ wakeup   |
| VINITHI_CPU0   | input  | Configure HIVECS mode (SCTLR.V)                        |
| CFGEND_CPU0    | input  | Configure exception endianness (SCTLR.EE)              |
| CFGTE_CPU0     | input  | Configure exception state at reset (SCTLR.TE)          |
| reset_CPU0     | input  | Processor reset, active high                           |
| fiq_CPU0       | input  | FIQ interrupt, active high (negation of nFIQ)          |
| irq_CPU0       | input  | IRQ interrupt, active high (negation of nIRQ)          |
| vfiq_CPU0      | input  | Virtual FIQ interrupt, active high (negation of nVFIQ) |
| virq_CPU0      | input  | Virtual IRQ interrupt, active high (negation of nVIRQ) |
|                |        |  |

| AXI_SLVERR_CPU0         | input  | AXI external abort type (DECERR=0, SLVERR=1)           |  |  |
|-------------------------|--------|--|--|--|
| CP15SDISABLE_CPU0 input |        | CP15SDISABLE (active high)                             |  |  |
| CNTVIRQ_CPU1            | output | Virtual timer event (active high)                      |  |  |
| CNTPSIRQ_CPU1           | output | Secure physical timer event (active high)              |  |  |
| CNTPNSIRQ_CPU1          | output | Non-secure physical timer event (active high)          |  |  |
| CNTPHPIRQ_CPU1          | output | Hypervisor physical timer event (active high)          |  |  |
| IRQOUT_CPU1             | output | IRQ wakeup   |  |  |
| FIQOUT_CPU1             | output | FIQ wakeup   |  |  |
| VINITHI_CPU1            | input  | Configure HIVECS mode (SCTLR.V)                        |  |  |
| CFGEND_CPU1             | input  | Configure exception endianness (SCTLR.EE)              |  |  |
| CFGTE_CPU1              | input  | Configure exception state at reset (SCTLR.TE)          |  |  |
| reset_CPU1              | input  | Processor reset, active high                           |  |  |
| fiq_CPU1                | input  | FIQ interrupt, active high (negation of nFIQ)          |  |  |
| irq_CPU1                | input  | IRQ interrupt, active high (negation of nIRQ)          |  |  |
| vfiq_CPU1               | input  | Virtual FIQ interrupt, active high (negation of nVFIQ) |  |  |
| virq_CPU1               | input  | Virtual IRQ interrupt, active high (negation of nVIRQ) |  |  |
| AXI_SLVERR_CPU1         | input  | AXI external abort type (DECERR=0, SLVERR=1)           |  |  |
| CP15SDISABLE_CPU1       | input  | CP15SDISABLE (active high)                             |  |  |
| CNTVIRQ_CPU2            | output | Virtual timer event (active high)                      |  |  |
| CNTPSIRQ_CPU2           | output | Secure physical timer event (active high)              |  |  |
| CNTPNSIRQ_CPU2          | output | Non-secure physical timer event (active high)          |  |  |
| CNTPHPIRQ_CPU2          | output | Hypervisor physical timer event (active high)          |  |  |
| IRQOUT_CPU2             | output | IRQ wakeup   |  |  |
| FIQOUT_CPU2             | output | FIQ wakeup   |  |  |
| VINITHI_CPU2            | input  | Configure HIVECS mode (SCTLR.V)                        |  |  |
| CFGEND_CPU2             | input  | Configure exception endianness (SCTLR.EE)              |  |  |
| CFGTE_CPU2              | input  | Configure exception state at reset (SCTLR.TE)          |  |  |
| reset_CPU2              | input  | Processor reset, active high                           |  |  |
| fiq_CPU2                | input  | FIQ interrupt, active high (negation of nFIQ)          |  |  |
| irq_CPU2                | input  | IRQ interrupt, active high (negation of nIRQ)          |  |  |
| vfiq_CPU2               | input  | Virtual FIQ interrupt, active high (negation of nVFIQ) |  |  |
| virq_CPU2               | input  | Virtual IRQ interrupt, active high (negation of nVIRQ) |  |  |
| AXI_SLVERR_CPU2         | input  | AXI external abort type (DECERR=0, SLVERR=1)           |  |  |
| CP15SDISABLE_CPU2       | input  | CP15SDISABLE (active high)                             |  |  |
| CNTVIRQ_CPU3            | output | Virtual timer event (active high)                      |  |  |
| CNTPSIRQ_CPU3           | output | Secure physical timer event (active high)              |  |  |
| CNTPNSIRQ_CPU3          | output | Non-secure physical timer event (active high)          |  |  |
| CNTPHPIRQ_CPU3          | output | Hypervisor physical timer event (active high)          |  |  |
| IRQOUT_CPU3             | output | IRQ wakeup   |  |  |

| FIQOUT_CPU3 output      |       | FIQ wakeup   |  |
|-------------------------|-------|--|--|
| VINITHI_CPU3            | input | Configure HIVECS mode (SCTLR.V)                        |  |
| CFGEND_CPU3             | input | Configure exception endianness (SCTLR.EE)              |  |
| CFGTE_CPU3              | input | Configure exception state at reset (SCTLR.TE)          |  |
| reset_CPU3              | input | Processor reset, active high                           |  |
| fiq_CPU3                | input | FIQ interrupt, active high (negation of nFIQ)          |  |
| irq_CPU3                | input | IRQ interrupt, active high (negation of nIRQ)          |  |
| vfiq_CPU3 input         |       | Virtual FIQ interrupt, active high (negation of nVFIQ) |  |
| virq_CPU3               | input | Virtual IRQ interrupt, active high (negation of nVIRQ) |  |
| AXI_SLVERR_CPU3         | input | AXI external abort type (DECERR=0, SLVERR=1)           |  |
| CP15SDISABLE_CPU3 input |       | CP15SDISABLE (active high)                             |  |

# **6.0 FIFO Ports**

No FIFO Ports in this model.

# 7.0 Parameters

Table 4.

| Name                      | Туре        | Description   |
|---------------------------|-------------|---|
| verbose                   | Boolean     | Specify verbosity of output   |
| showHiddenRegs            | Boolean     | Show hidden registers during register tracing   |
| UAL                       | Boolean     | Disassemble using UAL syntax  |
| enableVFPAtReset          | Boolean     | Enable vector floating point (SIMD and VFP) instructions at reset. (Enables cp10/11 in CPACR and sets FPEXC.EN) |
| compatibility             | Enumeration | Specify compatibility mode ISA=0 gdb=1 nopSVC=2   |
| override_debugMask        | Uns32       | Specifies debug mask, enabling debug output for model components  |
| override_numCPUs          | Uns32       | Specify the number of cores in a multiprocessor (maximum of 8 for GICv1/GICv2)                                  |
| override_affinityMask     | Uns32       | Specify bitmask of implemented affinity bits in format Aff3:Aff2:Aff1:Aff0 (each a byte)                        |
| override_fcsePresent      | Boolean     | Specifies that FCSE is present (if true)  |
| override_fpexcDexPresent  | Boolean     | Specifies that the FPEXC.DEX register field is implemented (if true)  |
| override_advSIMDPresent   | Boolean     | Specifies that Advanced SIMD extensions are present (if true)   |
| override_vfpPresent       | Boolean     | Specifies that VFP extensions are present (if true)   |
| override_physicalBits     | Uns32       | Specifies the implemented physical bus bits (defaults to connected physical bus width)                          |
| override_timerScaleFactor | Uns32       | Specifies the fraction of MIPS rate to use for MPCore timers (generic timers                                    |

|                                |         | or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers, 2 for others                         |
|--------------------------------|---------|---|
| override_GICD_NSACRPresent     | Boolean | Specifies that optional GICD_NSACR distributor registers are present (GICv2 only)   |
| override_GICD_PPISRPresent     | Boolean | Specifies that implementation-specific GICD_PPISR distributor register is present (GICv1 ICDPPIS/ICPPISR, GICv1 and GICv2 only) |
| override_GICD_SPISRPresent     | Boolean | Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)                     |
| override_GIC_PPIMask           | Uns32   | Specify bitmask of implemented PPIs in the GIC (e.g. ID16 is 0x0001, ID31 is 0x8000)  |
| override_SCTLR_V               | Boolean | Override SCTLR.V with the passed value (enables high vectors)   |
| override_SCTLR_CP15BEN_Present | Boolean | Enable ARMv7 SCTLR.CP15BEN bit (CP15 barrier enable)  |
| override_MIDR                  | Uns32   | Override MIDR register  |
| override_CTR                   | Uns32   | Override CTR register   |
| override_TLBTR                 | Uns32   | Override TLBTR register   |
| override_CLIDR                 | Uns32   | Override CLIDR register   |
| override_AIDR                  | Uns32   | Override AIDR register  |
| override_CBAR                  | Uns32   | Override Configuration Base Address<br>Register (Corresponds to value on<br>PERIPHBASE input pins)                              |
| override_PFR0                  | Uns32   | Override ID_PFR0 register   |
| override_PFR1                  | Uns32   | Override ID_PFR1 register   |
| override_DFR0                  | Uns32   | Override ID_DFR0 register   |
| override_AFR0                  | Uns32   | Override ID_AFR0 register   |
| override_MMFR0                 | Uns32   | Override ID_MMFR0 register  |
| override_MMFR1                 | Uns32   | Override ID_MMFR1 register  |
| override_MMFR2                 | Uns32   | Override ID_MMFR2 register  |
| override_MMFR3                 | Uns32   | Override ID_MMFR3 register  |
| override_ISAR0                 | Uns32   | Override ID_ISAR0 register  |
| override_ISAR1                 | Uns32   | Override ID_ISAR1 register  |
| override_ISAR2                 | Uns32   | Override ID_ISAR2 register  |
| override_ISAR3                 | Uns32   | Override ID_ISAR3 register  |
| override_ISAR4                 | Uns32   | Override ID_ISAR4 register  |
| override_ISAR5                 | Uns32   | Override ID_ISAR5 register  |
| override_PMCR                  | Uns32   | Override PMCR register (not functionally significant in the model)  |
| override_PMCEID0               | Uns32   | Override PMCEID0 register (not functionally   |

| override_PMCEID1             | Uns32   | Override PMCEID1 register (not functionally significant in the model)  |
|------------------------------|---------|--|
| override_FPSID               | Uns32   | Override SIMD/VFP FPSID register   |
| override_MVFR0               | Uns32   | Override SIMD/VFP MVFR0 register   |
| override_MVFR1               | Uns32   | Override SIMD/VFP MVFR1 register   |
| override_FPEXC               | Uns32   | Override SIMD/VFP FPEXC register   |
| override_GICC_IIDR           | Uns32   | Override GICC_IIDR register (GICv1 ICCIIDR)  |
| override_GICD_TYPER          | Uns32   | Override GICD_TYPER register (GICv1 ICDICTR)   |
| override_GICD_TYPER_ITLines  | Uns32   | Override ITLinesNumber field of GICD_TYPER register (GICv1 ICDICTR)  |
| override_GICD_ICFGRN         | Uns32   | Override reset value of GICD_ICFGR2GICD_ICFGRn (GICv1 ICDICFR2ICDICFRn)  |
| override_GICD_IIDR           | Uns32   | Override GICD_IIDR register (GICv1 ICDIIDR)  |
| override_GICH_VTR            | Uns32   | Override GICH_VTR register   |
| override_ICCPMRBits          | Uns32   | Specify the number of writable bits in GICC_PMR (GICv1 ICCPMR)   |
| override_minICCBPR           | Uns32   | Specify the minimum possible value for GICC_BPR (GICv1 ICCBPR)   |
| override_ERG                 | Uns32   | Specifies exclusive reservation granule  |
| override_STRoffsetPC12       | Boolean | Specifies that STR/STR of PC should do so with 12:byte offset from the current instruction (if true), otherwise an 8:byte offset is used |
| override_fcseRequiresMMU     | Boolean | Specifies that FCSE is active only when MMU is enabled (if true)   |
| override_ignoreBadCp15       | Boolean | Specifies whether invalid coprocessor 15 access should be ignored (if true) or cause Invalid Instruction exceptions (if false)           |
| override_SGIDisable          | Boolean | Override whether GIC SGIs may be disabled (if true) or are permanently enabled (if false)  |
| override_condUndefined       | Boolean | Force undefined instructions to take Undefined Instruction exception even if they are conditional  |
| override_deviceStrongAligned | Boolean | Force accesses to Device and Strongly Ordered regions to be aligned  |
| override_Control_V           | Boolean | Override SCTLR.V with the passed value (deprecated, use override_SCTLR_V)  |
| override_MainId              | Uns32   | Override MIDR register (deprecated, use override_MIDR)   |
| override_CacheType           | Uns32   | Override CTR register (deprecated, use override_CTR)   |
| override_TLBType             | Uns32   | Override TLBTR register (deprecated, use override_TLBTR)   |
|                              |         |  |

| override_InstructionAttributes0 | Uns32 | Override ID_ISAR0 register (deprecated, use override_ISAR0) |
|---------------------------------|-------|---|
| override_InstructionAttributes1 | Uns32 | Override ID_ISAR1 register (deprecated, use override_ISAR1) |
| override_InstructionAttributes2 | Uns32 | Override ID_ISAR2 register (deprecated, use override_ISAR2) |
| override_InstructionAttributes3 | Uns32 | Override ID_ISAR3 register (deprecated, use override_ISAR3) |
| override_InstructionAttributes4 | Uns32 | Override ID_ISAR4 register (deprecated, use override_ISAR4) |
| override_InstructionAttributes5 | Uns32 | Override ID_ISAR5 register (deprecated, use override_ISAR5) |

# **8.0 Execution Modes**

Table 5.

| Name       | Code |
|------------|------|
| User       | 16   |
| FIQ        | 17   |
| IRQ        | 18   |
| Supervisor | 19   |
| Monitor    | 22   |
| Abort      | 23   |
| Hypervisor | 26   |
| Undefined  | 27   |
| System     | 31   |

# 9.0 Exceptions

Table 6.

| Name              | Code |
|-------------------|------|
| Reset             | 0    |
| Undefined         | 1    |
| SupervisorCall    | 2    |
| SecureMonitorCall | 3    |
| HypervisorCall    | 4    |
| PrefetchAbort     | 5    |
| DataAbort         | 6    |
| HypervisorTrap    | 7    |
| IRQ               | 8    |
| FIQ               | 9    |

# 10.0 Hierarchy of the model

A CPU core may allow the user to configure it to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy.

Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

#### 10.1 Level 1: MPCORE

This level in the model hierarchy has 2 commands.

This level in the model hierarchy has no register groups.

This level in the model hierarchy has 4 children:

PU0, PU1, PU2 and PU3

#### 10.2 Level 2: CPU

This level in the model hierarchy has 4 commands.

This level in the model hierarchy has 23 register groups:

Table 7.

| Group name                    | Registers |
|-------------------------------|-----------|
| Core                          | 16        |
| Control                       | 3         |
| User                          | 7         |
| FIQ                           | 8         |
| IRQ                           | 3         |
| Supervisor                    | 3         |
| Monitor                       | 3         |
| Hypervisor                    | 3         |
| Undefined                     | 3         |
| Abort                         | 3         |
| SIMD_VFP                      | 32        |
| SIMD_VFP_SYS                  | 5         |
| Coprocessor_32_bit            | 167       |
| Coprocessor_32_bit_secure     | 24        |
| Coprocessor_32_bit_non_secure | 24        |
| Coprocessor_64_bit            | 11        |
| Coprocessor_64_bit_secure     | 3         |

| Coprocessor_64_bit_non_secure      | 3   |
|------------------------------------|-----|
| Integration_support                | 2   |
| MPCore_distributor                 | 102 |
| MPCore_processor_interface         | 15  |
| MPCore_virtual_interface_control   | 11  |
| MPCore_virtual_processor_interface | 14  |

This level in the model hierarchy has no children.

# 11.0 Model Commands

# 11.1 Level 1: MPCORE

#### Table 8.

| Name   | Arguments   |
|--------|---|
| isync  | specify instruction address range for synchronous execution |
| itrace | enable or disable instruction tracing                       |

## 11.2 Level 2: CPU

## Table 9.

| Name       | Arguments   |
|------------|---|
| debugflags |   |
| dumpTLB    |   |
| isync      | specify instruction address range for synchronous execution |
| itrace     | enable or disable instruction tracing                       |

# 12.0 Registers

12.1 Level 1: MPCORE

No registers.

12.2 Level 2: CPU

12.2.1 Core

Table 10.

| Name | Bits | Initial value (Hex) |    | Description     |
|------|------|---------------------|----|-----------------|
| r0   | 32   | 0                   | rw |                 |
| r1   | 32   | 0                   | rw |                 |
| r2   | 32   | 0                   | rw |                 |
| r3   | 32   | 0                   | rw |                 |
| r4   | 32   | 0                   | rw |                 |
| r5   | 32   | 0                   | rw |                 |
| r6   | 32   | 0                   | rw |                 |
| r7   | 32   | 0                   | rw |                 |
| r8   | 32   | 0                   | rw |                 |
| r9   | 32   | 0                   | rw |                 |
| r10  | 32   | 0                   | rw |                 |
| r11  | 32   | 0                   | rw | frame pointer   |
| r12  | 32   | 0                   | rw |                 |
| sp   | 32   | 0                   | rw | stack pointer   |
| Ir   | 32   | 0                   | rw |                 |
| рс   | 32   | 0                   | rw | program counter |

## 12.2.2 Control

## Table 11.

| Name |    | Initial<br>value (Hex) |    | Description                  |
|------|----|------------------------|----|------------------------------|
| fps  | 32 | 0                      | rw | archaic FPSCR view (for gdb) |
| cpsr | 32 | 1d3                    | rw |                              |
| spsr | 32 | 0                      | rw |                              |

## 12.2.3 User

#### Table 12.

| Name    |    | Initial<br>value (Hex) |    | Description |
|---------|----|------------------------|----|-------------|
| r8_usr  | 32 | 0                      | rw |             |
| r9_usr  | 32 | 0                      | rw |             |
| r10_usr | 32 | 0                      | rw |             |
| r11_usr | 32 | 0                      | rw |             |
| r12_usr | 32 | 0                      | rw |             |
| sp_usr  | 32 | 0                      | rw |             |
| lr_usr  | 32 | 0                      | rw |             |

## 12.2.4 FIQ

## Table 13.

| Name     |    | Initial value (Hex) |    | Description |
|----------|----|---------------------|----|-------------|
| r8_fiq   | 32 | 0                   | rw |             |
| r9_fiq   | 32 | 0                   | rw |             |
| r10_fiq  | 32 | 0                   | rw |             |
| r11_fiq  | 32 | 0                   | rw |             |
| r12_fiq  | 32 | 0                   | rw |             |
| sp_fiq   | 32 | 0                   | rw |             |
| Ir_fiq   | 32 | 0                   | rw |             |
| spsr_fiq | 32 | 0                   | rw |             |

# 12.2.5 IRQ

# Table 14.

| Name     |    | Initial<br>value (Hex) |    | Description |
|----------|----|------------------------|----|-------------|
| sp_irq   | 32 | 0                      | rw |             |
| Ir_irq   | 32 | 0                      | rw |             |
| spsr_irq | 32 | 0                      | rw |             |

# 12.2.6 Supervisor

# Table 15.

| Name     | 1  | Initial value (Hex) |    | Description |
|----------|----|---------------------|----|-------------|
| sp_svc   | 32 | 0 ,                 | rw |             |
| lr_svc   | 32 | 0                   | rw |             |
| spsr_svc | 32 | 0                   | rw |             |

## 12.2.7 *Monitor*

## Table 16.

| Name     |    | Initial<br>value (Hex) |    | Description |
|----------|----|------------------------|----|-------------|
| sp_mon   | 32 | 0                      | rw |             |
| Ir_mon   | 32 | 0                      | rw |             |
| spsr_mon | 32 | 0                      | rw |             |

# 12.2.8 Hypervisor

## Table 17.

| Name     | 1  | Initial<br>value (Hex) |    | Description |
|----------|----|------------------------|----|-------------|
| sp_hyp   | 32 | 0                      | rw |             |
| elr_hyp  | 32 | 0                      | rw |             |
| spsr_hyp | 32 | 0                      | rw |             |

# 12.2.9 Undefined

#### Table 18.

| Name       | 1  | Initial value (Hex) |    | Description |
|------------|----|---------------------|----|-------------|
| sp_undef   | 32 | 0                   | rw |             |
| Ir_undef   | 32 | 0                   | rw |             |
| spsr_undef | 32 | 0                   | rw |             |

# 12.2.10 Abort

#### Table 19

| Name     |    | Initial value (Hex) |    | Description |
|----------|----|---------------------|----|-------------|
| sp_abt   | 32 | 0                   | rw |             |
| Ir_abt   | 32 | 0                   | rw |             |
| spsr_abt | 32 | 0                   | rw |             |

# 12.2.11 SIMD\_VFP

## Table 20.

| Name Bits Initial value (Hex) | Description |  |
|-------------------------------|-------------|--|
|-------------------------------|-------------|--|

| 10  | 704 |   | T  |  |
|-----|-----|---|----|--|
| d0  | 64  | 0 | rw |  |
| d1  | 64  | 0 | rw |  |
| d2  | 64  | 0 | rw |  |
| d3  | 64  | 0 | rw |  |
| d4  | 64  | 0 | rw |  |
| d5  | 64  | 0 | rw |  |
| d6  | 64  | 0 | rw |  |
| d7  | 64  | 0 | rw |  |
| d8  | 64  | 0 | rw |  |
| d9  | 64  | 0 | rw |  |
| d10 | 64  | 0 | rw |  |
| d11 | 64  | 0 | rw |  |
| d12 | 64  | 0 | rw |  |
| d13 | 64  | 0 | rw |  |
| d14 | 64  | 0 | rw |  |
| d15 | 64  | 0 | rw |  |
| d16 | 64  | 0 | rw |  |
| d17 | 64  | 0 | rw |  |
| d18 | 64  | 0 | rw |  |
| d19 | 64  | 0 | rw |  |
| d20 | 64  | 0 | rw |  |
| d21 | 64  | 0 | rw |  |
| d22 | 64  | 0 | rw |  |
| d23 | 64  | 0 | rw |  |
| d24 | 64  | 0 | rw |  |
| d25 | 64  | 0 | rw |  |
| d26 | 64  | 0 | rw |  |
| d27 | 64  | 0 | rw |  |
| d28 | 64  | 0 | rw |  |
| d29 | 64  | 0 | rw |  |
| d30 | 64  | 0 | rw |  |
| d31 | 64  | 0 | rw |  |
|     |     | 1 |    |  |

# 12.2.12 SIMD\_VFP\_SYS

Table 21.

| Name  | Bits | Initial<br>value (Hex) |    | Description                   |  |
|-------|------|------------------------|----|-------------------------------|--|
| FPSID | 32   | 41033092               | r- | floating-point system ID      |  |
| FPSCR | 32   | 0                      | rw | floating-point status/control |  |
| FPEXC | 32   | 0                      | rw | floating-point exception      |  |
| MVFR0 | 32   | 10110222               | r- | Media/VFP feature 0           |  |
| MVFR1 | 32   | 1111111                | r- | Media/VFP feature 1           |  |

# 12.2.13 Coprocessor\_32\_bit

Table 22.

| Name       | Bits | Initial value (Hex) |    | Description   |
|------------|------|---------------------|----|---|
| ACTLR      | 32   | 0                   | rw | Auxiliary Control   |
| ADFSR      | 32   | 0                   | rw | Auxilary Data Fault Status  |
| AIDR       | 32   | 0                   | r- | Auxiliary ID  |
| AIFSR      | 32   | 0                   | rw | Auxilary Instruction Fault Status                                   |
| AMAIR0     | 32   | 0                   | rw | Auxilary Memory Attribute Indirection 0                             |
| AMAIR1     | 32   | 0                   | rw | Auxilary Memory Attribute Indirection 1                             |
| ATS1CPR    | 32   | -                   | -w | Address Translate Stage 1 Current State EL1 Read                    |
| ATS1CPW    | 32   | -                   | -w | Address Translate Stage 1 Current State EL1 Write                   |
| ATS1CUR    | 32   | -                   | -w | Address Translate Stage 1 Current State Unprivileged Read           |
| ATS1CUW    | 32   | -                   | -w | Address Translate Stage 1 Current State Unprivileged Write          |
| ATS1HR     | 32   | -                   | -w | Address Translate Stage 1 Hyp Mode Read                             |
| ATS1HW     | 32   | -                   | -w | Address Translate Stage 1 Hyp Mode Write                            |
| ATS12NSOPR | 32   | -                   | -w | Address Translate Stages 1 and 2 Non-Secure Only EL1 Read           |
| ATS12NSOPW | 32   | -                   | -w | Address Translate Stages 1 and 2 Non-Secure Only EL1 Write          |
| ATS12NSOUR | 32   | -                   | -w | Address Translate Stages 1 and 2 Non-Secure Only Unprivileged Read  |
| ATS12NSOUW | 32   | -                   | -w | Address Translate Stages 1 and 2 Non-Secure Only Unprivileged Write |
| BPIALL     | 32   | -                   | -w | Branch Predictor Invalidate All                                     |
| BPIALLIS   | 32   | -                   | -w | Branch Predictor Invalidate All (IS)                                |
| BPIMVA     | 32   | -                   | -w | Branch Predictor Invalidate by VA                                   |
| CBAR       | 32   | 13080000            | rw | Configuration Base Address  |
| CCSIDR     | 32   | 201fe00a            | r- | Cache Size ID   |
| CDBGDCD    | 32   | -                   | -w | Data Cache Data Read  |
| CDBGDCT    | 32   | -                   | -w | Data Cache Tag Read   |
| CDBGDR0    | 32   | 0                   | r- | Data Register 0   |
| CDBGDR1    | 32   | 0                   | r- | Data Register 1   |
| CDBGDR2    | 32   | 0                   | r- | Data Register 2   |
| CDBGICD    | 32   | -                   | -w | Instruction Cache Data Read   |
| CDBGICT    | 32   | -                   | -w | Instruction Cache Tag Read  |
| CDBGTD     | 32   | -                   | -w | TLB Data Read   |
| CLIDR      | 32   | a200023             | r- | Cache Level ID  |
| CNTFRQ     | 32   | 4c4b40              | rw | Counter Frequency   |
| CNTHCTL    | 32   | 3                   | rw | Timer EL2 Control   |

| CNTHP_CTL  | 32 | 0        | lrw          | Counter-Timer Hyp Physical Timer Control                   |
|------------|----|----------|--------------|--|
| CNTHP TVAL | 32 | 0        |              | Counter-Timer Hyp Physical Timer TimerValue                |
| CNTKCTL    | 32 | 0        |              | Timer EL1 Control  |
| CNTP CTL   | 32 | 0        |              | Counter-Timer Physical Timer Control                       |
| CNTP TVAL  | 32 | 0        |              | Counter-Timer Physical Timer TimerValue                    |
| CNTV CTL   | 32 | 0        | lrw          | Counter-Timer Virtual Timer Control                        |
| CNTV TVAL  | 32 | 0        | 1            | Counter-Timer Virtual Timer TimerValue                     |
| CONTEXTIDR | 32 | 0        | lrw          | Context ID   |
| CP15DMB    | 32 | -<br> -  | 1            | CP15 Data Memory Barrier                                   |
| CP15DSB    | 32 | -        | l-w          | CP15 Data Memory Barrier CP15 Data Synchronization Barrier |
| CP15ISB    | 32 | <u> </u> |              | CP15 Instruction Synchronization Barrier                   |
| CP15NOP    | 32 | <u> </u> | I-w          | CP15 NOP   |
| CPACR      | 32 | 0        |              | Coprocessor Access Control                                 |
| CSSELR     | 32 | 1        |              | Cache Size Selection                                       |
| CTR        | 32 | 84448003 | +            |  |
|            |    |          | r-           | Cache Type   |
| DACR       | 32 | 0        |              | Domain Access Control                                      |
| DBGDIDR    | 32 | 0        |              | Debug ID   |
| DCCIMVAC   | 32 | -        | <del>-</del> | Data Cache Line Clean and Invalidate by VA to PoC          |
| DCCISW     | 32 | -        |              | Data Cache Line Clean and Invalidate by Set/Way            |
| DCCMVAC    | 32 | -        | ᆜ            | Data Cache Line Clean by VA to PoC                         |
| DCCMVAU    | 32 | -        |              | Data Cache Line Clean by VA to PoU                         |
| DCCSW      | 32 | -        |              | Data Cache Line Clean by Set/Way                           |
| DCIMVAC    | 32 | -        | +            | Data Cache Line Invalidate by VA to PoC                    |
| DCISW      | 32 | -        | +            | Data Cache Line Invalidate by Set/Way                      |
| DFAR       | 32 | 0        |              | Data Fault Address   |
| DFSR       | 32 | 0        | rw           | Data Fault Status  |
| DTLBIALL   | 32 | -        | -w           | Invalidate Entire Data TLB                                 |
| DTLBIASID  | 32 | -        | -w           | Invalidate Data TLB by ASID                                |
| DTLBIMVA   | 32 | -        | -w           | Invalidate Data TLB by VA                                  |
| DTLBIMVAA  | 32 | -        | -w           | Invalidate Data TLB by VA, all ASID                        |
| HACR       | 32 | 0        | rw           | Hyp Auxiliary Configuration                                |
| HACTLR     | 32 | 0        | rw           | Hyp Auxiliary Control                                      |
| HADFSR     | 32 | 0        | rw           | Hyp Auxiliary Data Fault Status                            |
| HAIFSR     | 32 | 0        | rw           | Hyp Auxiliary Instruction Fault Status                     |
| HAMAIR0    | 32 | 0        | rw           | Hyp Auxiliary Memory Attribute Indirection 0               |
| HAMAIR1    | 32 | 0        | rw           | Hyp Auxiliary Memory Attribute Indirection 1               |
| HCPTR      | 32 | 33ff     | rw           | Hyp Coprocessor Trap                                       |
| HCR        | 32 | 0        | rw           | Hyp Configuration  |
| HDCR       | 32 | 6        |              | Hyp Debug Configuration                                    |
| HDFAR      | 32 | 0        | rw           | Hyp Data Fault Address                                     |
| HIFAR      | 32 | 0        | rw           | Hyp Instruction Fault Address                              |
| HMAIR0     | 32 | 0        | rw           | Hyp Memory Attribute Indirection 0                         |

| HMAIR1    | 32 | 0        | lrw          | Hyp Memory Attribute Indirection 1                      |
|-----------|----|----------|--------------|---|
| HPFAR     | 32 | 0        | <del></del>  | Hyp IPA Fault Address                                   |
| HSCTLR    | 32 | 30c50878 | $\leftarrow$ | Hyp System Control                                      |
| HSR       | 32 | 0        |              | Hyp Syndrome  |
| HSTR      | 32 | 0        | <del></del>  | Hyp System Trap   |
| HTCR      | 32 | 80000000 | -            | Hyp Translation Control                                 |
| HTPIDR    | 32 | 0        |              | Hyp Thread and Process ID                               |
| HVBAR     | 32 | 0        | <del></del>  | Hyp Vector Base Address                                 |
| ICIALLU   | 32 | -        |              | Instruction Cache Invalidate All                        |
| ICIALLUIS | 32 | _        | <u> </u>     | Instruction Cache Invalidate All (IS)                   |
| ICIMVAU   | 32 | _        |              | Instruction Cache Invalidate by VA                      |
| ID AFR0   | 32 | 0        | r-           | Auxiliary Feature 0                                     |
| ID_DFR0   | 32 | 2000000  | r-           | Debug Feature 0   |
| ID ISAR0  | 32 | 2101110  | ļ.           | Instruction Set Attribute 0                             |
| ID_ISAR0  | 32 | 13112111 |              | Instruction Set Attribute 0                             |
| ID_ISAR1  | 32 | 21232041 | <u> </u>     | Instruction Set Attribute 1                             |
| ID_ISAR2  | 32 | 11112131 |              | Instruction Set Attribute 2 Instruction Set Attribute 3 |
|           |    | 10011142 | <del></del>  | Instruction Set Attribute 3 Instruction Set Attribute 4 |
| ID_ISAR4  | 32 | 1 1      |              |   |
| ID_ISAR5  | 32 | 0        |              | Instruction Set Attribute 5                             |
| ID_MMFR0  | 32 | 10101105 |              | Memory Model Feature 0                                  |
| ID_MMFR1  | 32 | 40000000 |              | Memory Model Feature 1                                  |
| ID_MMFR2  | 32 | 1240000  |              | Memory Model Feature 2                                  |
| ID_MMFR3  | 32 | 2102211  | <del></del>  | Memory Model Feature 3                                  |
| ID_PFR0   | 32 | 1131     | +-           | Processor Feature 0                                     |
| ID_PFR1   | 32 | 11011    | r-           | Processor Feature 1                                     |
| IFAR      | 32 | 0        |              | Instruction Fault Address                               |
| IFSR      | 32 | 0        |              | Instruction Fault Status                                |
| ISR       | 32 | 0        |              | Interrupt Status  |
| ITLBIALL  | 32 | -        |              | Invalidate Entire Instruction TLB                       |
| ITLBIASID | 32 | -        | -w           | Invalidate Instruction TLB by ASID                      |
| ITLBIMVA  | 32 | -        |              | Invalidate Instruction TLB by VA                        |
| ITLBIMVAA | 32 | -        | -w           | Invalidate Instruction TLB by VA, all ASID              |
| JIDR      | 32 | 0        | rw           | Jazelle ID  |
| JMCR      | 32 | 0        | rw           | Jazelle Main Configuration                              |
| JOSCR     | 32 | 0        | rw           | Jazelle OS Control                                      |
| L2CTLR    | 32 | 3000000  | rw           | L2 Control  |
| L2ECTLR   | 32 | 0        | rw           | L2 Extended Control                                     |
| MAIR0     | 32 | 0        | rw           | Memory Attribute Indirection 0                          |
| MAIR1     | 32 | 0        | rw           | Memory Attribute Indirection 1                          |
| MIDR      | 32 | 410fc073 | r-           | Main ID   |
| MPIDR     | 32 | 80000000 | r-           | Multiprocessor Affinity                                 |
| MVBAR     | 32 | 0        | rw           | Monitor Vector Base Address                             |

| NMRR          | 32 | 44e048e0 | rw | Normal Memory Remap                                   |
|---------------|----|----------|----|---|
| NSACR         | 32 | 0        |    | Non-Secure Access Control                             |
| PAR           | 32 | 0        | rw | Physical Address                                      |
| PMCCNTR       | 32 | 0        | rw | Performance Monitors Cycle Count                      |
| PMCEID0       | 32 | 3fff0f3f | r- | Performance Monitors Common Event ID 0                |
| PMCEID1       | 32 | 0        | r- | Performance Monitors Common Event ID 1                |
| PMCNTENCLR    | 32 | 0        | rw | Performance Monitors Count Enable Clear               |
| PMCNTENSET    | 32 | 0        | rw | Performance Monitors Count Enable Set                 |
| PMCR          | 32 | 410f3000 | rw | Performance Monitors Control                          |
| PMINTENCLR    | 32 | 0        | rw | Performance Monitors Interrupt Enable Clear           |
| PMINTENSET    | 32 | 0        | rw | Performance Monitors Interrupt Enable Set             |
| PMOVSR        | 32 | 0        | rw | Performance Monitors Overflow Flag Status             |
| PMOVSSET      | 32 | 0        | rw | Performance Monitors Overflow Flag Status Set         |
| PMSELR        | 32 | 0        | rw | Performance Monitors Event Counter Selection          |
| PMSWINC       | 32 | -        | -w | Performance Monitors Software Increment               |
| PMUSERENR     | 32 | 0        | rw | Performance Monitors User Enable                      |
| PMXEVCNTR     | 32 | 0        | rw | Performance Monitors Selected Event Count             |
| PMXEVTYPER    | 32 | 0        | rw | Performance Monitors Selected Event Type              |
| PRRR          | 32 | 98aa4    | rw | Primary Region Remap                                  |
| REVIDR        | 32 | 0        | r- | Revision ID   |
| SCR           | 32 | 0        | rw | Secure Configuration                                  |
| SCTLR         | 32 | c50878   | rw | System Control  |
| SDER          | 32 | 0        | rw | Secure Debug Enable                                   |
| TCMTR         | 32 | 0        | r- | ТСМ Туре  |
| TEECR         | 32 | 0        | rw | T32EE Configuration                                   |
| TEEHBR        | 32 | 0        | rw | T32EE Handler Base                                    |
| TLBIALL       | 32 | -        | -w | Invalidate Entire Unified TLB                         |
| TLBIALLH      | 32 | -        | -w | Invalidate Entire Hyp Unified TLB                     |
| TLBIALLHIS    | 32 | -        | -w | Invalidate Entire Hyp TLB (IS)                        |
| TLBIALLIS     | 32 | -        | -w | Invalidate Entire Unified TLB (IS)                    |
| TLBIALLNSNH   | 32 | -        | -w | Invalidate Entire Non-Secure Non-Hyp Unified TLB      |
| TLBIALLNSNHIS | 32 | -        | -w | Invalidate Entire Non-Secure Non-Hyp Unified TLB (IS) |
| TLBIASID      | 32 | -        | -w | Invalidate Unified TLB by ASID                        |
| TLBIASIDIS    | 32 | -        | -w | Invalidate Unified TLB by ASID (IS)                   |
| TLBIMVA       | 32 | -        | -w | Invalidate Unified TLB by VA                          |
| TLBIMVAA      | 32 | -        | -w | Invalidate Unified TLB by VA, all ASID                |
| TLBIMVAAIS    | 32 | -        | -w | Invalidate Unified TLB by VA, all ASID (IS)           |
| TLBIMVAH      | 32 | -        | -w | Invalidate Hyp Unified TLB by VA                      |
| TLBIMVAHIS    | 32 | 1-       | -w | Invalidate Hyp Unified TLB by VA (IS)                 |
| TLBIMVAIS     | 32 | -        | -w | Invalidate Unified TLB by VA (IS)                     |
| TLBTR         | 32 | 0        | r- | TLB Type  |
| TPIDRPRW      | 32 | 0        | rw | PL0 Read/Write Software Thread ID                     |

| TPIDRURO | 32 | 0        | rw | PL0 Read-Only Software Thread ID   |
|----------|----|----------|----|------------------------------------|
| TPIDRURW | 32 | 0        | rw | PL1 Software Thread ID             |
| TTBCR    | 32 | 0        | rw | Translation Table Base Control     |
| TTBR0    | 32 | 0        | rw | Translation Table Base 0           |
| TTBR1    | 32 | 0        | rw | Translation Table Base 1           |
| VBAR     | 32 | 0        | rw | Vector Base Address                |
| VMPIDR   | 32 | 80000000 | rw | Virtualization Multirocessor ID    |
| VPIDR    | 32 | 410fc073 | rw | Virtualization Processor ID        |
| VTCR     | 32 | 80000000 | rw | Virtualization Translation Control |

# 12.2.14 Coprocessor\_32\_bit\_secure

## Table 23.

| Name         | Bits | Initial value (Hex) |    | Description                             |
|--------------|------|---------------------|----|---|
| ADFSR_S      | 32   | 0                   | rw | Auxilary Data Fault Status              |
| AIFSR_S      | 32   | 0                   | rw | Auxilary Instruction Fault Status       |
| AMAIR0_S     | 32   | 0                   | rw | Auxilary Memory Attribute Indirection 0 |
| AMAIR1_S     | 32   | 0                   | rw | Auxilary Memory Attribute Indirection 1 |
| CONTEXTIDR_S | 32   | 0                   | rw | Context ID                              |
| CSSELR_S     | 32   | 1                   | rw | Cache Size Selection                    |
| DACR_S       | 32   | 0                   | rw | Domain Access Control                   |
| DFAR_S       | 32   | 0                   | rw | Data Fault Address                      |
| DFSR_S       | 32   | 0                   | rw | Data Fault Status                       |
| IFAR_S       | 32   | 0                   | rw | Instruction Fault Address               |
| IFSR_S       | 32   | 0                   | rw | Instruction Fault Status                |
| MAIR0_S      | 32   | 0                   | rw | Memory Attribute Indirection 0          |
| MAIR1_S      | 32   | 0                   | rw | Memory Attribute Indirection 1          |
| NMRR_S       | 32   | 44e048e0            | rw | Normal Memory Remap                     |
| PAR_S        | 32   | 0                   | rw | Physical Address                        |
| PRRR_S       | 32   | 98aa4               | rw | Primary Region Remap                    |
| SCTLR_S      | 32   | c50878              | rw | System Control                          |
| TPIDRPRW_S   | 32   | 0                   | rw | PL0 Read/Write Software Thread ID       |
| TPIDRURO_S   | 32   | 0                   | rw | PL0 Read-Only Software Thread ID        |
| TPIDRURW_S   | 32   | 0                   | rw | PL1 Software Thread ID                  |
| TTBCR_S      | 32   | 0                   | rw | Translation Table Base Control          |
| TTBR0_S      | 32   | 0                   | rw | Translation Table Base 0                |
| TTBR1_S      | 32   | 0                   | rw | Translation Table Base 1                |
| VBAR_S       | 32   | 0                   | rw | Vector Base Address                     |

# 12.2.15 Coprocessor\_32\_bit\_non\_secure

Table 24.

| Name          | Bits | Initial value (Hex) |          | Description                             |
|---------------|------|---------------------|----------|---|
| ADFSR_NS      | 32   | 0                   | <u> </u> | Auxilary Data Fault Status              |
| AIFSR_NS      | 32   | 0                   | rw       | Auxilary Instruction Fault Status       |
| AMAIR0_NS     | 32   | 0                   | rw       | Auxilary Memory Attribute Indirection 0 |
| AMAIR1_NS     | 32   | 0                   | rw       | Auxilary Memory Attribute Indirection 1 |
| CONTEXTIDR_NS | 32   | 0                   | rw       | Context ID                              |
| CSSELR_NS     | 32   | 1                   | rw       | Cache Size Selection                    |
| DACR_NS       | 32   | 0                   | rw       | Domain Access Control                   |
| DFAR_NS       | 32   | 0                   | rw       | Data Fault Address                      |
| DFSR_NS       | 32   | 0                   | rw       | Data Fault Status                       |
| IFAR_NS       | 32   | 0                   | rw       | Instruction Fault Address               |
| IFSR_NS       | 32   | 0                   | rw       | Instruction Fault Status                |
| MAIR0_NS      | 32   | 0                   | rw       | Memory Attribute Indirection 0          |
| MAIR1_NS      | 32   | 0                   | rw       | Memory Attribute Indirection 1          |
| NMRR_NS       | 32   | 44e048e0            | rw       | Normal Memory Remap                     |
| PAR_NS        | 32   | 0                   | rw       | Physical Address                        |
| PRRR_NS       | 32   | 98aa4               | rw       | Primary Region Remap                    |
| SCTLR_NS      | 32   | c50878              | rw       | System Control                          |
| TPIDRPRW_NS   | 32   | 0                   | rw       | PL0 Read/Write Software Thread ID       |
| TPIDRURO_NS   | 32   | 0                   | rw       | PL0 Read-Only Software Thread ID        |
| TPIDRURW_NS   | 32   | 0                   | rw       | PL1 Software Thread ID                  |
| TTBCR_NS      | 32   | 0                   | rw       | Translation Table Base Control          |
| TTBR0_NS      | 32   | 0                   | rw       | Translation Table Base 0                |
| TTBR1_NS      | 32   | 0                   | rw       | Translation Table Base 1                |
| VBAR_NS       | 32   | 0                   | rw       | Vector Base Address                     |

# 12.2.16 Coprocessor\_64\_bit

Table 25.

| 1 4010 25. |      |                     |    |   |
|------------|------|---------------------|----|---|
| Name       | Bits | Initial value (Hex) |    | Description                               |
| CNTHP_CVAL | 64   | 0                   | rw | Counter-Timer Hyp Physical Timer          |
|            |      |                     |    | CompareValue                              |
| CNTPCT     | 64   | 0                   | r- | Counter-Timer Physical Count              |
| CNTP_CVAL  | 64   | 0                   | rw | Counter-Timer Physical Timer CompareValue |
| CNTVCT     | 64   | 0                   | r- | Counter-Timer Virtual Count               |
| CNTVOFF    | 64   | 0                   | rw | Virtual Offset                            |
| CNTV_CVAL  | 64   | 0                   | rw | Counter-Timer Virtual Timer CompareValue  |
| HTTBR      | 64   | 0                   | rw | Hyp Translation Table Base                |
| PARLPA     | 64   | 0                   | rw | Physical Address                          |
| TTBR0LPA   | 64   | 0                   | rw | Translation Table Base 0                  |
| TTBR1LPA   | 64   | 0                   | rw | Translation Table Base 1                  |

| VTTBR | 64 | 0 | rw | Virtualization Translation Table Base |
|-------|----|---|----|---------------------------------------|

# 12.2.17 Coprocessor\_64\_bit\_secure

## Table 26.

| Name       | Bits | Initial value (Hex) |    | Description              |
|------------|------|---------------------|----|--------------------------|
| PARLPA_S   | 64   | 0                   | rw | Physical Address         |
| TTBR0LPA_S | 64   | 0                   | rw | Translation Table Base 0 |
| TTBR1LPA_S | 64   | 0                   | rw | Translation Table Base 1 |

# 12.2.18 Coprocessor\_64\_bit\_non\_secure

## Table 27.

| Name        | Bits | Initial value (Hex) |    | Description              |
|-------------|------|---------------------|----|--------------------------|
| PARLPA_NS   | 64   | 0                   | rw | Physical Address         |
| TTBR0LPA_NS | 64   | 0                   | rw | Translation Table Base 0 |
| TTBR1LPA_NS | 64   | 0                   | rw | Translation Table Base 1 |

# 12.2.19 Integration\_support

## Table 28.

| Name       |    | Initial<br>value (Hex) |    | Description                                   |
|------------|----|------------------------|----|---|
| transactPL | 32 | 1                      | r- | privilege level of current memory transaction |
| transactAT | 32 | 0                      | r- | current memory transaction type: PA=1, VA=0   |

# 12.2.20 MPCore\_distributor

### Table 29.

| Name            | Bits | Initial value (Hex) |    | Description              |
|-----------------|------|---------------------|----|--------------------------|
| COMPONENT_ID0   | 32   | d                   | r- | Component ID 0           |
| COMPONENT_ID1   | 32   | f0                  | r- | Component ID 1           |
| COMPONENT_ID2   | 32   | 5                   | r- | Component ID 2           |
| COMPONENT_ID3   | 32   | b1                  | r- | Component ID 3           |
| GICD_CPENDSGIR0 | 32   | 0                   | rw | SGI Clear-Pending 0      |
| GICD_CPENDSGIR1 | 32   | 0                   | rw | SGI Clear-Pending 1      |
| GICD_CPENDSGIR2 | 32   | 0                   | rw | SGI Clear-Pending 2      |
| GICD_CPENDSGIR3 | 32   | 0                   | rw | SGI Clear-Pending 3      |
| GICD_CTLR       | 32   | 0                   | rw | Distributor Control      |
| GICD_ICACTIVER0 | 32   | 0                   | rw | Interrupt Clear-Active 0 |
| GICD_ICACTIVER1 | 32   | 0                   | rw | Interrupt Clear-Active 1 |
| GICD_ICACTIVER2 | 32   | 0                   | rw | Interrupt Clear-Active 2 |
| GICD_ICENABLER0 | 32   | ffff                | rw | Interrupt Clear-Enable 0 |
| GICD_ICENABLER1 | 32   | 0                   | rw | Interrupt Clear-Enable 1 |
| GICD_ICENABLER2 | 32   | 0                   | rw | Interrupt Clear-Enable 2 |

| GICD_ICFGR0       | 32  | aaaaaaaa    | rw | Interrupt Configuration 0  |
|-------------------|-----|-------------|----|----------------------------|
| GICD_ICFGR0       | 32  | 55540000    | rw | Interrupt Configuration 1  |
| GICD_ICFGR1       | 32  | 55555555    | -  | Interrupt Configuration 2  |
| GICD_ICFGR2       | 32  | 55555555    | rw | Interrupt Configuration 3  |
|                   |     | <del></del> | rw |                            |
| GICD_ICFGR4       | 32  | 5555555     | rw | Interrupt Configuration 4  |
| GICD_ICFGR5       | 32  | 5555555     | rw | Interrupt Configuration 5  |
| GICD_ICPENDR0     | 32  | 0           | rw | Interrupt Clear-Pending 0  |
| GICD_ICPENDR1     | 32  | 0           | rw | Interrupt Clear-Pending 1  |
| GICD_ICPENDR2     | 32  | 0           | rw | Interrupt Clear-Pending 2  |
| GICD_IGROUPR0     | 32  | 0           | rw | Interrupt Group 0          |
| GICD_IGROUPR1     | 32  | 0           | rw | Interrupt Group 1          |
| GICD_IGROUPR2     | 32  | 0           | rw | Interrupt Group 2          |
| GICD_IIDR         | 32  | 102043b     | r- | Distributor Implementor ID |
| GICD_IPRIORITYR0  | 32  | 0           | rw | Interrupt Priority 0       |
| GICD_IPRIORITYR1  | 32  | 0           | rw | Interrupt Priority 1       |
| GICD_IPRIORITYR2  | 32  | 0           | rw | Interrupt Priority 2       |
| GICD_IPRIORITYR3  | 32  | 0           | rw | Interrupt Priority 3       |
| GICD_IPRIORITYR4  | 32  | 0           | rw | Interrupt Priority 4       |
| GICD_IPRIORITYR5  | 32  | 0           | rw | Interrupt Priority 5       |
| GICD_IPRIORITYR6  | 32  | 0           | rw | Interrupt Priority 6       |
| GICD_IPRIORITYR7  | 32  | 0           | rw | Interrupt Priority 7       |
| GICD_IPRIORITYR8  | 32  | 0           | rw | Interrupt Priority 8       |
| GICD_IPRIORITYR9  | 32  | 0           | rw | Interrupt Priority 9       |
| GICD_IPRIORITYR10 | 32  | 0           | rw | Interrupt Priority 10      |
| GICD_IPRIORITYR11 | 32  | 0           | rw | Interrupt Priority 11      |
| GICD_IPRIORITYR12 | 32  | 0           | rw | Interrupt Priority 12      |
| GICD_IPRIORITYR13 | 32  | 0           | rw | Interrupt Priority 13      |
| GICD_IPRIORITYR14 | 32  | 0           | rw | Interrupt Priority 14      |
| GICD_IPRIORITYR15 | 32  | 0           | rw | Interrupt Priority 15      |
| GICD_IPRIORITYR16 | 32  | 0           | rw | Interrupt Priority 16      |
| GICD IPRIORITYR17 | 32  | 0           | rw | Interrupt Priority 17      |
| GICD IPRIORITYR18 | 32  | 0           | rw | Interrupt Priority 18      |
| GICD IPRIORITYR19 | 32  | 0           | rw | Interrupt Priority 19      |
| GICD IPRIORITYR20 | 32  | 0           | rw | Interrupt Priority 20      |
| GICD IPRIORITYR21 | 32  | 0           | rw | Interrupt Priority 21      |
| GICD IPRIORITYR22 | 32  | 0           | rw | Interrupt Priority 22      |
| GICD IPRIORITYR23 | 32  | 0           | rw | Interrupt Priority 23      |
| GICD_ISACTIVER0   | 32  | 0           | rw | Interrupt Set-Active 0     |
| GICD_ISACTIVER1   | 32  | 0           | rw | Interrupt Set-Active 1     |
| GICD_ISACTIVER2   | 32  | 0           | rw | Interrupt Set-Active 2     |
| GICD_ISENABLER0   | 32  | ffff        | rw | Interrupt Set-Active 2     |
| GICD_ISENABLER1   | 32  | 0           | -  | Interrupt Set-Enable 1     |
| GIOD_ISENABLEK I  | J32 | U           | rw | Interrupt Set-Enable 1     |

| GICD_ISENABLER2                 | 32       | 0       | rw | Interrupt Set-Enable 2                  |
|---------------------------------|----------|---------|----|---|
| GICD_ISENABLERZ GICD ISPENDR0   | 32       | 0       | rw | Interrupt Set-Pending 0                 |
| GICD_ISPENDR1                   | 32       | 0       | rw | Interrupt Set-Pending 0                 |
| GICD_ISPENDR2                   | 32       | 0       | rw | Interrupt Set-Pending 1                 |
| GICD_ISPENDIX2                  | 32       | 1010101 | rw | Interrupt Processor Targets 0           |
| GICD_ITARGETSR0                 | 32       | 1010101 | rw | Interrupt Processor Targets 0           |
| GICD_ITARGETSR1                 | 32       | 1010101 | 1  | Interrupt Processor Targets 2           |
| GICD_ITARGETSR2                 |          | 1010101 | rw |   |
| GICD_ITARGETSR3                 | 32<br>32 | 0       | rw | Interrupt Processor Targets 3           |
| GICD_ITARGETSR4 GICD ITARGETSR5 | 32       | 0       | rw | Interrupt Processor Targets 4           |
|                                 |          |         | rw | Interrupt Processor Targets 5           |
| GICD_ITARGETSR6                 | 32       | 1010100 | rw | Interrupt Processor Targets 6           |
| GICD_ITARGETSR7                 | 32       | 1010101 | rw | Interrupt Processor Targets 7           |
| GICD_ITARGETSR8                 | 32       | 0       | rw | Interrupt Processor Targets 8           |
| GICD_ITARGETSR9                 | 32       | 0       | rw | Interrupt Processor Targets 9           |
| GICD_ITARGETSR10                | 32       | 0       | rw | Interrupt Processor Targets 10          |
| GICD_ITARGETSR11                | 32       | 0       | rw | Interrupt Processor Targets 11          |
| GICD_ITARGETSR12                | 32       | 0       | rw | Interrupt Processor Targets 12          |
| GICD_ITARGETSR13                | 32       | 0       | rw | Interrupt Processor Targets 13          |
| GICD_ITARGETSR14                | 32       | 0       | rw | Interrupt Processor Targets 14          |
| GICD_ITARGETSR15                | 32       | 0       | rw | Interrupt Processor Targets 15          |
| GICD_ITARGETSR16                | 32       | 0       | rw | Interrupt Processor Targets 16          |
| GICD_ITARGETSR17                | 32       | 0       | rw | Interrupt Processor Targets 17          |
| GICD_ITARGETSR18                | 32       | 0       | rw | Interrupt Processor Targets 18          |
| GICD_ITARGETSR19                | 32       | 0       | rw | Interrupt Processor Targets 19          |
| GICD_ITARGETSR20                | 32       | 0       | rw | Interrupt Processor Targets 20          |
| GICD_ITARGETSR21                | 32       | 0       | rw | Interrupt Processor Targets 21          |
| GICD_ITARGETSR22                | 32       | 0       | rw | Interrupt Processor Targets 22          |
| GICD_ITARGETSR23                | 32       | 0       | rw | Interrupt Processor Targets 23          |
| GICD_PPISR                      | 32       | 0       | r- | PPI STATUS                              |
| GICD_SGIR                       | 32       | 0       | -w | Software-Generated Interrupt            |
| GICD_SPENDSGIR0                 | 32       | 0       | rw | SGI Set-Pending 0                       |
| GICD_SPENDSGIR1                 | 32       | 0       | rw | SGI Set-Pending 1                       |
| GICD_SPENDSGIR2                 | 32       | 0       | rw | SGI Set-Pending 2                       |
| GICD_SPENDSGIR3                 | 32       | 0       | rw | SGI Set-Pending 3                       |
| GICD_SPISR0                     | 32       | 0       | r- | SPI Status 0                            |
| GICD_SPISR1                     | 32       | 0       | r- | SPI Status 1                            |
| GICD_TYPER                      | 32       | fc62    | r- | Interrupt Controller Type               |
| PERIPH_ID0                      | 32       | 4       | r- | Peripheral ID 0                         |
| PERIPH_ID1                      | 32       | 0       | r- | Peripheral ID 1                         |
| PERIPH_ID2                      | 32       | 0       | r- | Peripheral ID 2                         |
| PERIPH_ID3                      | 32       | 0       | r- | Peripheral ID 3                         |
| PERIPH_ID4                      | 32       | 90      | r- | Peripheral ID 4                         |
|                                 |          |         | 1  | I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |

| PERIPH_ID5 | 32 | b3 | r- | Peripheral ID 5 |
|------------|----|----|----|-----------------|
| PERIPH_ID6 | 32 | 1b | r- | Peripheral ID 6 |
| PERIPH_ID7 | 32 | 0  | r- | Peripheral ID 7 |

# 12.2.21 MPCore\_processor\_interface

## Table 30.

| Name        | Bits | Initial<br>value (Hex) |    | Description                                |
|-------------|------|------------------------|----|--|
| GICC_ABPR   | 32   | 3                      | rw | Aliased Binary Point                       |
| GICC_AEOIR  | 32   | 0                      | -w | Aliased End of Interrupt                   |
| GICC_AHPPIR | 32   | 3ff                    | r- | Aliased Highest Priority Pending Interrupt |
| GICC_AIAR   | 32   | 3ff                    | r- | Aliased Interrupt Acknowledge              |
| GICC_APR0   | 32   | 0                      | rw | Active Priorities 0                        |
| GICC_BPR    | 32   | 2                      | rw | Binary Point                               |
| GICC_CTLR   | 32   | 0                      | rw | CPU Interface Control                      |
| GICC_DIR    | 32   | 0                      | -w | Deactivate Interrupt                       |
| GICC_EOIR   | 32   | 0                      | -w | End of Interrupt                           |
| GICC_HPPIR  | 32   | 3ff                    | r- | Highest Priority Pending Interrupt         |
| GICC_IAR    | 32   | 3ff                    | r- | Interrupt Acknowledge                      |
| GICC_IIDR   | 32   | 2043b                  | r- | CPU Interface ID                           |
| GICC_NSAPR0 | 32   | 0                      | rw | Non-secure Active Priorities 0             |
| GICC_PMR    | 32   | 0                      | rw | Interrupt Priority Mask                    |
| GICC_RPR    | 32   | ff                     | r- | Running Priority                           |

# 12.2.22 MPCore\_virtual\_interface\_control

Table 31.

| Name       | Bits | Initial     |    | Description                  |
|------------|------|-------------|----|------------------------------|
|            |      | value (Hex) |    |                              |
| GICH_APR   | 32   | 0           | rw | Active Priorities            |
| GICH_EISR0 | 32   | 0           | r- | End of Interrupt Status 0    |
| GICH_ELSR0 | 32   | f           | r- | Empty List Register Status 0 |
| GICH_HCR   | 32   | 0           | rw | Hypervisor Control           |
| GICH_LR0   | 32   | 0           | rw | List 0                       |
| GICH_LR1   | 32   | 0           | rw | List 1                       |
| GICH_LR2   | 32   | 0           | rw | List 2                       |
| GICH_LR3   | 32   | 0           | rw | List 3                       |
| GICH_MISR  | 32   | 0           | r- | Maintenance Interrupt Status |
| GICH_VMCR  | 32   | 4c0000      | rw | Virtual Machine Control      |
| GICH_VTR   | 32   | 90000003    | r- | VGIC Type                    |

# 12.2.23 MPCore\_virtual\_processor\_interface

Table 32.

| Name        | Bits | Initial value (Hex) |    | Description                                   |
|-------------|------|---------------------|----|---|
| GICV_ABPR   | 32   | 3                   | rw | VM Aliased Binary Point                       |
| GICV_AEOIR  | 32   | 0                   | -w | VM Aliased End of Interrupt                   |
| GICV_AHPPIR | 32   | 3ff                 | r- | VM Aliased Highest Priority Pending Interrupt |
| GICV_AIAR   | 32   | 3ff                 | r- | VM Aliased Interrupt Acknowledge              |
| GICV_APR0   | 32   | 0                   | rw | VM Active Priorities 0                        |
| GICV_BPR    | 32   | 2                   | rw | VM Binary Point                               |
| GICV_CTLR   | 32   | 0                   | rw | Virtual Machine Control                       |
| GICV_DIR    | 32   | 0                   | -w | VM Deactivate Interrupt                       |
| GICV_EOIR   | 32   | 0                   | -w | VM End of Interrupt                           |
| GICV_HPPIR  | 32   | 3ff                 | r- | VM Highest Priority Pending Interrupt         |
| GICV_IAR    | 32   | 3ff                 | r- | VM Interrupt Acknowledge                      |
| GICV_IIDR   | 32   | 2043b               | r- | VM CPU Interface ID                           |
| GICV_PMR    | 32   | 0                   | rw | VM Priority Mask                              |
| GICV_RPR    | 32   | ff                  | r- | VM Running Priority                           |

#