

Imperas Peripheral Model Guide

Model Specific Information for renesas.ovpworld.org / UPD70F3441Logic

Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited
Version	20150901.0
Filename	OVP_Peripheral_Specific_Information_UPD70F3441Logic.pdf
Created	26 August 2015
Status	OVP Standard Release

Copyright Notice

Copyright 2015 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

G '14/) 2015 I G G I ' '4 I

Table Of Contents

1.0 Model Specific Information	• • • '	4
1.1 Licensing		4
1.2 Description		4
1.3 Limitations		4
1.4 Reference		4
1.5 Location		4
2.0 Net Ports		4
3.0 Bus Slave Ports		5
3.1 Bus Slave Port: LOGICP0	'	5
3.2 Bus Slave Port: LOGICP1		5
3.3 Bus Slave Port: LOGICP2		6
3.4 Bus Slave Port: LOGICP3		б
4.0 Platforms that use this peripheral component		7
5.0 Peripheral components in the library		
6.0 General Information on Peripheral Models		
6.1 Background		
7.0 Building peripherals easily with Imperas iGen		
8.0 Peripheral model internals		
9.0 Parts of peripheral models		
9.1 Configuring the Peripheral Instance with Parameters		
9.2 Net Ports	1	1
9.3 Bus master ports		
9.4 Bus slave ports		
9.5 Packetnets		
10.0 More information (documentation) on peripheral models and modeling		

1.0 Model Specific Information

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

1.1 Licensing

Open Source Apache 2.0

1.2 Description

Renesas V850PHO3 / UPD70F3441 Glue Logic

1.3 Limitations

No known limitations

1.4 Reference

R01UH0128ED0700, Rev. 7.00, Oct 06, 2010

1.5 Location

The UPD70F3441Logic peripheral model is located in an Imperas/OVP installation at the VLNV: renesas.ovpworld.org / peripheral / UPD70F3441Logic / 1.0.

2.0 Net Ports

This model has the following net ports:

Table 1. Net Ports

Name	Type	Must Be Connected	Description
NMIIN	input	F (False)	
INTDEDF	input	F (False)	
INTDEDR	input	F (False)	
INTDEDFR	input	F (False)	
INTOSD	input	F (False)	
INTP4	input	F (False)	
INTUC0R	input	F (False)	
INTP5	input	F (False)	
INTUC1R	input	F (False)	
INTBRG0	input	F (False)	
INTBRG1	input	F (False)	
INTCB0T	input	F (False)	
INTUC2T	input	F (False)	
INTCB0R	input	F (False)	
INTUC2R	input	F (False)	

INTP13	input	F (False)
INTCB0RE	input	F (False)
INTUC2RE	input	F (False)
INTDMA3	input	F (False)
INTFL	input	F (False)
NMIOUT	output	F (False)
INTO	output	F (False)
INT1	output	F (False)
INT6	output	F (False)
INT7	output	F (False)
INT75	output	F (False)
INT99	output	F (False)
INT100	output	F (False)
INT101	output	F (False)
INT116	output	F (False)

3.0 Bus Slave Ports

This model has the following bus slave ports:

3.1 Bus Slave Port: LOGICP0

Table 2. Bus Slave Port: LOGICP0

Name	Size (bytes)	Must Be Connected	Description
LOGICP0	0x4	F (False)	

Table 3. Bus Slave Port: LOGICP0 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile
reg0_INTSEL	0x0	8			
reg0_INTERRF	0x2	8			

3.2 Bus Slave Port: LOGICP1

Table 4. Bus Slave Port: LOGICP1

Name	Size (bytes)	Must Be Connected	Description
LOGICP1	0x76	F (False)	

Table 5. Bus Slave Port: LOGICP1 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile
reg0_LOGICP0	0x0	8			
reg0_P1	0x2	8			
reg0_PM1	0x22	8			
reg0_PMC1	0x42	8			
reg0_P2	0x4	8			
reg0_PM2	0x24	8			
reg0_PMC2	0x44	8			
reg0_P3	0x6	8			
reg0_PM3	0x26	8			

reg0_P4 0x8 8					
reg0_PM4 0x28 8 <td< td=""><td>reg0_PMC3</td><td>0x46</td><td>8</td><td></td><td></td></td<>	reg0_PMC3	0x46	8		
reg0_PMC4 0x48 8 <t< td=""><td>reg0_P4</td><td>0x8</td><td>8</td><td></td><td></td></t<>	reg0_P4	0x8	8		
reg0_PS 0xa 8	reg0_PM4	0x28	8		
reg0_PMS 0x2a 8	reg0_PMC4	0x48	8		
reg0_PMCS 0x4a 8 <t< td=""><td>reg0_P5</td><td>0xa</td><td>8</td><td></td><td></td></t<>	reg0_P5	0xa	8		
reg0_P6 0xc 8 reg0_PM6 0x2c 8 reg0_PMC6 0x4c 8 reg0_PMC7 0xe 8 reg0_PMC7 0x4c 8 reg0_PMC7 0x4e 8 reg0_PMC8 0x10 8 reg0_PMS 0x30 8 reg0_PMC8 0x50 8 reg0_PMC9 0x12 8 reg0_PMO 0x32 8 reg0_PMO 0x32 8 reg0_PMO 0x32 8 reg0_PMO 0x52 8 reg0_PMO 0x52 8 reg0_PMO 0x14 8 reg0_PMO 0x34 8 reg0_PMO 0x34 8 reg0_PMC10 0x34 8 reg0_PMC10 0x34 8 reg0_PMC11 0x36 8 reg0_PMC11 0x36 8 reg0_PMC2 0x62 8 reg0_PFC3 0x6e<	reg0_PM5	0x2a	8		
reg0_PM6 0x2c 8 <td< td=""><td>reg0_PMC5</td><td>0x4a</td><td>8</td><td></td><td></td></td<>	reg0_PMC5	0x4a	8		
reg0_PMC6 0x4c 8 reg0_P7 0xe 8 reg0_PM7 0x2c 8 reg0_PMC7 0x4e 8 reg0_PB 0x10 8 reg0_PMS 0x30 8 reg0_PMC8 0x50 8 reg0_PPMO 0x12 8 reg0_PM9 0x32 8 reg0_PMO 0x32 8 reg0_PMO 0x52 8 reg0_PMI0 0x14 8 reg0_PMI0 0x34 8 reg0_PMC10 0x54 8 reg0_PMI1 0x16 8 reg0_PMI1 0x36 8 reg0_PMC11 0x56 8 reg0_PFC1 0x62 8 reg0_PFC2 0x64 8 reg0_PFC3 0x64 8 reg0_PFC4 0x68 8 reg0_PFC7 0x6e 8 reg0_PFC8 0x70 8	reg0_P6	0xc	8		
reg0_P7 0xe 8	reg0_PM6	0x2c	8		
reg0_PM7 0x2e 8	reg0_PMC6	0x4c	8		
reg0_PMC7 0x4e 8 Image: Companies of the companies	reg0_P7	0xe	8		
reg0_P8 0x10 8	reg0_PM7	0x2e	8		
reg0_PM8 0x30 8	reg0_PMC7	0x4e	8		
reg0_PMC8 0x50 8 Image: Composition of the compositio	reg0_P8	0x10	8		
reg0_P9 0x12 8	reg0_PM8	0x30	8		
reg0_PM9 0x32 8 ————————————————————————————————————	reg0_PMC8	0x50	8		
reg0_PMC9 0x52 8 <t< td=""><td>reg0_P9</td><td>0x12</td><td>8</td><td></td><td></td></t<>	reg0_P9	0x12	8		
reg0_P10 0x14 8	reg0_PM9	0x32	8		
reg0_PM10 0x34 8	reg0_PMC9	0x52	8		
reg0_PMC10 0x54 8	reg0_P10	0x14	8		
reg0_P11 0x16 8	reg0_PM10	0x34	8		
reg0_PM11 0x36 8	reg0_PMC10	0x54	8		
reg0_PMC11 0x56 8	reg0_P11	0x16	8		
reg0_PFC1 0x62 8	reg0_PM11	0x36	8		
reg0_PFC2 0x64 8	reg0_PMC11	0x56	8		
reg0_PFC4 0x68 8	reg0_PFC1	0x62	8		
reg0_PFC7 0x6e 8	reg0_PFC2	0x64	8		
reg0_PFC8 0x70 8	reg0_PFC4	0x68	8		
reg0_PFC9 0x72 8	reg0_PFC7	0x6e	8		
· · · · · · · · · · · · · · · · · · ·	reg0_PFC8	0x70	8		
reg0_PFC10 0x74 8	reg0_PFC9	0x72	8		
	reg0_PFC10	0x74	8		

3.3 Bus Slave Port: LOGICP2

Table 6. Bus Slave Port: LOGICP2

Name	Size (bytes)	Must Be Connected	Description
LOGICP2	0xc	F (False)	

Table 7. Bus Slave Port: LOGICP2 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile
reg0_PESC5	0x0	8			
reg0_ESOST5	0x2	8			
reg0_PESC6	0x4	8			
reg0_ESOST6	0x6	8			
reg0_PESMK5	0x8	8			
reg0_PESMK6	0xa	8			

3.4 Bus Slave Port: LOGICP3

Table 8. Bus Slave Port: LOGICP3

Name	Size (bytes)	Must Be Connected	Description
LOGICP3	0x1	F (False)	

Table 9. Bus Slave Port: LOGICP3 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile
reg0_PRCMD	0x0	8			

4.0 Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 10. Publicly available platforms using peripheral 'UPD70F3441Logic'

Platform Name	Vendor
RenesasUPD70F3441	renesas.ovpworld.org

Copyright (c) 2015 Imperas Software Limited

5.0 Peripheral components in the library

Peripheral smsc.ovpworld.org/LAN91C111 xilinx.ovpworld.org/mpmc xilinx.ovpworld.org/xps-intc	Peripheral ti.ovpworld.org/UartInterface xilinx.ovpworld.org/xps-gpio
xilinx.ovpworld.org/mpmc	
	xilinx.ovpworld.org/xps-gpio
viliny ovpworld org/yps-inte	r
Allina.ovpworid.org/aps-inte	xilinx.ovpworld.org/xps-ll-temac
xilinx.ovpworld.org/xps-sysace	xilinx.ovpworld.org/xps-timer
altera.ovpworld.org/dw-apb-timer	altera.ovpworld.org/dw-apb-uart
altera.ovpworld.org/IntervalTimer64Core	altera.ovpworld.org/JtagUart
altera.ovpworld.org/RSTMGR	altera.ovpworld.org/SystemIDCore
amd.ovpworld.org/79C970	arm.ovpworld.org/AaciPL041
arm.ovpworld.org/CoreModule9x6	arm.ovpworld.org/DebugLedAndDipSwitch
arm.ovpworld.org/IcpControl	arm.ovpworld.org/IcpCounterTimer
arm.ovpworld.org/IntICP	arm.ovpworld.org/KbPL050
arm.ovpworld.org/LcdPL110	arm.ovpworld.org/MmciPL181
arm.ovpworld.org/SerBusDviRegs	arm.ovpworld.org/SmartLoaderArm64Linux
arm.ovpworld.org/SMemCtrlPL354	arm.ovpworld.org/SysCtrlSP810
arm.ovpworld.org/TzpcBP147	arm.ovpworld.org/UartPL011
arm.ovpworld.org/WdtSP805	atmel.ovpworld.org/AdvancedInterruptController
	atmel.ovpworld.org/SpecialFunction
	atmel.ovpworld.org/WatchdogTimer
	freescale.ovpworld.org/KinetisAIPS
	freescale.ovpworld.org/KinetisCMP
• •	freescale.ovpworld.org/KinetisDAC
	freescale.ovpworld.org/KinetisDMAC
	freescale.ovpworld.org/KinetisEWM
	freescale.ovpworld.org/KinetisFTFE
1 1	freescale.ovpworld.org/KinetisI2C
• •	freescale.ovpworld.org/KinetisLPTMR
	freescale.ovpworld.org/KinetisNFC
	freescale.ovpworld.org/KinetisPIT
	freescale.ovpworld.org/KinetisRCM
	freescale.ovpworld.org/KinetisRNG
	freescale.ovpworld.org/KinetisSIM
	freescale.ovpworld.org/KinetisTSI
1 0	freescale.ovpworld.org/KinetisUSBDCD
	freescale.ovpworld.org/KinetisWDOG
	freescale.ovpworld.org/VybridANADIG
	freescale.ovpworld.org/VybridGPIO
	freescale.ovpworld.org/VybridQUADSPI
	freescale.ovpworld.org/VybridUART
1 1	intel.ovpworld.org/82371EB
• •	intel.ovpworld.org/NorFlash48F4400
1 0	intel.ovpworld.org/PciUSB
mips.ovpworld.org/SmartLoaderLinux	mips.ovpworld.org/16450C motorola.ovpworld.org/MC146818
	altera.ovpworld.org/RSTMGR amd.ovpworld.org/GoreModule9x6 arm.ovpworld.org/IcpControl arm.ovpworld.org/IcpControl arm.ovpworld.org/LcdPL110 arm.ovpworld.org/SerBusDviRegs arm.ovpworld.org/SerBusDviRegs arm.ovpworld.org/SmemCtrlPL354 arm.ovpworld.org/WdtSP805 atmel.ovpworld.org/WdtSP805 atmel.ovpworld.org/WoserSaving atmel.ovpworld.org/WinetisADC freescale.ovpworld.org/KinetisCAN freescale.ovpworld.org/KinetisCRC freescale.ovpworld.org/KinetisDMA freescale.ovpworld.org/KinetisFMC freescale.ovpworld.org/KinetisFMC freescale.ovpworld.org/KinetisFMC freescale.ovpworld.org/KinetisFMC freescale.ovpworld.org/KinetisRFVBAT freescale.ovpworld.org/KinetisPDB freescale.ovpworld.org/KinetisPORT freescale.ovpworld.org/KinetisSPHC freescale.ovpworld.org/KinetisSPHC freescale.ovpworld.org/KinetisSPH freescale.ovpworld.org/KinetisVBB freescale.ovpworld.org/KinetisVBB freescale.ovpworld.org/KinetisVREF freescale.ovpworld.org/KinetisVREF freescale.ovpworld.org/VybridDMA freescale.ovpworld.org/VybridDMA freescale.ovpworld.org/VybridDMA freescale.ovpworld.org/VybridDMA freescale.ovpworld.org/VybridDMA intel.ovpworld.org/PciPM marvell.ovpworld.org/PciPM

Copyright (c) 2015 Imperas Software Limited OVP License. Release 20150901.0

national.ovpworld.org/16450	national.ovpworld.org/16550	ovpworld.org/Alpha2x16Display
ovpworld.org/dummyPort	ovpworld.org/DynamicBridge	ovpworld.org/FlashDevice
ovpworld.org/ledRegister	ovpworld.org/SerInt	ovpworld.org/SimpleDma
ovpworld.org/VirtioBlkMMIO	philips.ovpworld.org/ISP1761	renesas.ovpworld.org/adc
renesas.ovpworld.org/bcu	renesas.ovpworld.org/brg	renesas.ovpworld.org/can
renesas.ovpworld.org/can	renesas.ovpworld.org/clkgen	renesas.ovpworld.org/crc
renesas.ovpworld.org/csib	renesas.ovpworld.org/csie	renesas.ovpworld.org/dma
renesas.ovpworld.org/intc	renesas.ovpworld.org/memc	renesas.ovpworld.org/rng
renesas.ovpworld.org/taa	renesas.ovpworld.org/tms	renesas.ovpworld.org/tmt
renesas.ovpworld.org/uartc	renesas.ovpworld.org/UPD70F3441Logic	

6.0 General Information on Peripheral Models

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers etc. and configuration options and general information for peripheral modeling with Imperas OVP.

6.1 Background

Imperas OVP simulation technology enables very high performance simulation, debug and analysis of platforms containing multiple processors and peripheral models. The technology is designed to be extensible: you can create new models of processors, peripherals and other platform components using interfaces and libraries defined by OVP.

The peripheral models created using the OVP APIs run on the Peripheral Simulation Engine (PSE).

The model is typically written in C and compiled into an executable for the PSE processor architecture. The model is compiled for speed of execution and to protect IP. It is dynamically loaded by the simulator at run time.

7.0 Building peripherals easily with Imperas iGen

To aid with model creation, Imperas products include iGen, a model generation tool. iGen takes the laborious and error-prone task of constructing the various hardware model and software element files required for a typical model, and automates this process. iGen creates the needed C files. iGen also creates the C++ SystemC TLM2 interface files needed to run peripheral models in SystemC simulations.

iGen takes as input a simple script specification that includes device internals such as registers and memories, port information, component descriptors, and other elements. iGen then builds the C code model files and user editable templates. These include model frameworks with registers, function calls, memory map, and other items. It ensures that all component parts of the model are well-structured using best practices, and are consistent throughout the files, thus eliminating a common source of errors.

More information on iGen can be found: <u>imperas.com/products</u>.

Please contact Imperas to get access to the Imperas documents: Imperas_Model_Generator_Guide.pdf and Imperas_Peripheral_Generator_Guide.pdf.

8.0 Peripheral model internals

Each instance of a peripheral model runs on its own virtual machine with an address space large enough for the model. This processor (the PSE) and its memory are separate from any processors, memories and buses

Copyright (c) 2015 Imperas Software Limited www.imperas.com

OVP License. Release 20150901.0 Page 10 of 12

in the platform being simulated; they exist only to execute the code of the peripheral model.

Interception of functions defined in the peripheral model allows the use of features of the host system in the implementation of the behavior of a peripheral. As an example, a real platform might contain a video display device. When simulating this system, it is generally more convenient not to simulate the complete video display device but to use a video package available on the host machine, such as SDL, and to use this to render to the host display. Also models of uarts, ethernet devices and USB components can make use of the host PC resources during simulation, to allow, for example, a simulation to browse the real internet, or the simulation to connect to a real USB device.

9.0 Parts of peripheral models

9.1 Configuring the Peripheral Instance with Parameters

A peripheral can include the behaviour of several configurations. These are controlled when the peripheral is instanced in the platform by setting parameters defined on the peripheral.

9.2 Net Ports

Peripherals may be connected to other peripherals or processors with signal wires (nets). These can be used to act as interrupt signals or used to control behavior between peripherals.

The wires are created in the platform as nets and this net is connected into the peripheral using a net port.

9.3 Bus master ports

A bus master port initiates (and controls the address of) a bus cycle. Bus cycles are generated by behavioral code within the peripheral model.

9.4 Bus slave ports

A peripheral can be defined as having several bus slave ports. The bus slave ports can be split into several address blocks. Each address block be either local memory or memory mapped registers. Both of these can have associated callback functions. A memory mapped register can also be defined as specific read/write access, whether it is volatile, and also whether it is associated with a reset pin and mask. A memory mapped register can also have specific bit fields defined.

9.5 Packetnets

A peripheral can be defined as being connected to packetnet ports. A packetnet is used to model packet based communication such as Ethernet, CAN bus or GSM. A packetnet is created in a platform, then connected to packetnet ports on model instances. A packetnet can have many connections, each able to send or receive packets. A packetnet is used as an efficient method of communication within OVP models.

For more information on modeling with packetnets, please see the peripheral modeling documentation: OVP_Peripheral_Modeling_Guide.pdf, OVPsim_and_CpuManager_User_Guide.pdf and the example: \$IMPERAS_HOME/Examples/Models/Peripherals/packetnet.

Copyright (c) 2015 Imperas Software Limited www.imperas.com

OVP License. Release 20150901.0 Page 11 of 12

Peripheral Model Documentation for renesas.o	ovpworld.org / UPD70F	3441Logic
--	-----------------------	-----------

10.0 More information (documentation) on peripheral models and modeling
More information on modeling and APIs can be found at: OVPworld.org/technology_apis .

Specifics on modeling peripherals can be found: <u>OVP_Peripheral_Modeling_Guide.pdf</u>.

A full list of the currently available OVP documentation is available: OVPworld.org/documentation.
#

Copyright (c) 2015 Imperas Software Limited OVP License. Release 20150901.0