

OVP Guide to Using Processor Models

Model Specific Information for variant MIPS32_microAptivP

Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, UK docs@imperas.com



Author	Imperas Software Limited
Version	0.4
Filename	OVP_Model_Specific_Information_mips32_microAptivP.pdf
Created	25 August 2015

Copyright Notice

Copyright © 2015 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Table of Contents

1.0 Overview	4
1.1 Description	4
1.2 Licensing	4
1.3 Limitations	4
1.4 Verification	4
1.5 Features	4
2.0 Configuration	4
2.1 Location	4
2.2 GDB Path	4
2.3 Semi-Host Library	4
2.4 Processor Endian-ness.	4
2.5 QuantumLeap Support	4
2.6 Processor ELF Code	4
3.0 Other Variants in this Model	5
4.0 Bus Ports	5
5.0 Net Ports	5
6.0 FIFO Ports	6
7.0 Parameters	6
8.0 Execution Modes	11
9.0 Exceptions	11
10.0 Hierarchy of the model	
10.1 Level 1: CPU	13
11.0 Model Commands	14
11.1 Level 1: CPU	14
12.0 Registers	14
12.1 Level 1: CPU	14
12.1.1 Core	14
12.1.2 DSP	15
12.1.3 COP0	15
12.1.4 Integration support	17

1.0 Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms. The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners.

There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

MIPS32 Configurable Processor Model

1.2 Licensing

Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.

1.3 Limitations

If this model is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.

1.4 Verification

Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs

1.5 Features

Both MIPS32 and microMIPS32 Instruction sets implemented

MMU Type: Standard TLB

L1 I and D cache model in either full or tag-only mode implemented (disabled by default)

Vectored interrupts implemented

MCU ASE implemented

DSP ASE Rev 2 implemented

2.0 Configuration

2.1 Location

The model source and object file is found in the VLNV tree at: mips.ovpworld.org/processor/mips32/1.0

2.2 GDB Path

The default GDB for this model is found at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/gdb/mips-sde-elf-gdb

2.3 Semi-Host Library

The default semi-host library file is found in the VLNV tree at : mips.ovpworld.org/semihosting/mips32SDE/1.0

2.4 Processor Endian-ness

This model can be set to either endian-ness (normally by a pin, or the ELF code).

2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

2.6 Processor ELF Code

The ELF code supported by this model is: 0x8

3.0 Other Variants in this Model

Table 1.

Variant ISA M14K M14KcFLB M14KcFMM 4KEc 4KEm 4KEp M4K 4Kc 4Km 4Kp 24Kc 24Kf 24KEc 24KEf 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kf microAptivC microAptivP microAptivCF interAptiv proAptiv	Table 1.
M14K M14KcTLB M14KcFMM 4KEc 4KEm 4KEp M4K 4Kc 4Kc 4Km 4Kp 24Kc 24Kf 24Kf 24Kf 24Kf 24Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivCF interAptiv interAptivUP	
M14KcTLB M14KcFMM 4KEc 4KEm 4KEp M4K 4Kc 4Kc 4Km 4Kp 24Kc 24Kf 24Kf 24Kf 34Kf 34Kf 34Kf 34Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivCF interAptiv interAptivUP	
M14KcFMM 4KEc 4KEm 4KEp M4K 4Kc 4Km 4Kp 24Kc 24Kf 24Kf 24KEc 24Kff 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivCF interAptivUP	
4KEc 4KEm 4KEp M4K 4Kc 4Kc 4Km 4Kp 24Kc 24Kf 24Kf 24KEc 24Kff 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivCF interAptivUP	
4KEm 4KEp M4K 4Kc 4Kc 4Km 4Kp 24Kc 24Kf 24Kf 24KEc 24Kff 34Kc 34Kf 34Kr 34Kr 1004Kc 1004Kc 1074Kc 1074Kf microAptivC microAptivCF interAptivUP	
4KEp M4K 4Kc 4Km 4Kp 24Kc 24Kf 24KEc 24KEf 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1074Kc 1074Kf microAptivC microAptivCF interAptiv interAptivUP	4KEc
M4K 4Kc 4Km 4Kp 24Kc 24Kc 24Kf 24KEc 24KEf 34KC 34Kf 34Kn 74KC 74Kf 1004KC 1004Kf 1074Kc 1074Kf microAptivC microAptivCF interAptivUP	
4Kc 4Km 4Kp 24Kc 24Kf 24Kf 24KEc 24KEf 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivC microAptivCF interAptivUP	
4Km 4Kp 24Kc 24Kf 24KEc 24KEf 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1074Kc 1074Kc 1074Kf microAptivC microAptivC microAptivCF interAptivUP	
4Kp 24Kc 24Kf 24KEc 24KEf 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1074Kc 1074Kf microAptivC microAptivP microAptivUP	
24Kc 24KEc 24KEf 34Kc 34Kf 34Kf 34Kn 74Kc 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptivUP	
24Kf 24KEc 24KEf 34Kc 34Kf 34Kf 34Kn 74Kc 74Kf 1004Kc 1074Kf 1074Kc 1074Kf microAptivC microAptivCF interAptivUP	
24KEc 24KEf 34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptivUP	
24KEf 34Kc 34Kf 34Kf 34Kn 74Kc 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptivUP	24Kf
34Kc 34Kf 34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptivUP	
34Kf 34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptivUP	
34Kn 74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptivUP	
74Kc 74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptiv interAptivUP	
74Kf 1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptivUP	
1004Kc 1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptiv	
1004Kf 1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptiv	
1074Kc 1074Kf microAptivC microAptivP microAptivCF interAptiv	1004Kc
1074Kf microAptivC microAptivP microAptivCF interAptiv	1004Kf
microAptivC microAptivP microAptivCF interAptiv interAptivUP	1074Kc
microAptivP microAptivCF interAptiv interAptivUP	
microAptivCF interAptiv interAptivUP	
interAptiv interAptivUP	<u> </u>
interAptivUP	
proAptiv	
	proAptiv

4.0 Bus Ports

Table 2.

Туре	Name	Bits
master (initiator)	INSTRUCTION	32
master (initiator)	DATA	32

5.0 Net Ports

Table 3.

Name	Туре	Description
reset	input	Core reset
dint	input	Debug external interrupt
hwint0	input	External interrupt
hwint1	input	External interrupt
hwint2	input	External interrupt
hwint3	input	External interrupt
hwint4	input	External interrupt
hwint5	input	External interrupt
hwint6	input	External interrupt
hwint7	input	External interrupt
nmi	input	Non-maskable external interrupt

6.0 FIFO Ports

No FIFO Ports in this model.

7.0 Parameters

Table 4.

Name	Туре	Description
cacheenable	Enumeration	Select cache model mode default=0 tag=1 full=2
cachedebug	Uns32	Cache debug flags
cacheextbiuinfo	Pointer	Pointer to platform-provided BIU cache info structure
mipsHexFile	String	Load a MIPS hex file (test-mode)
IMPERAS_MIPS_AVP_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)
cacheIndexBypassTLB	Boolean	When set, cache index ops do not generate TLB exceptions
MIPS_TRACE	Boolean	Enable MIPS-format trace output
supervisorMode	Boolean	Override whether processor implements supervisor mode
busErrors	Boolean	Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions
fixedMMU	Boolean	Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)
removeDSP	Boolean	Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)
removeCMP	Boolean	Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)

removeFP	Boolean	Override the FP-Present configuration when true (sets Config1.FP to 0)
isISA	Boolean	Enable to specify ISA model (reset address from ELF, all coprocessors enabled)
hiddenTLBentries	Boolean	Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance
ITCNumEntries	Uns32	Specify number of ITC cells present (MT cores only)
ITCNumFIFO	Uns32	Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)
MTFPU	Uns32	Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)
supportDenormals	Boolean	Enable to specify that the FPU supports denormal operands and results
VPE0MaxTC	Uns32	Specifies the maximum TCs initially on VPE0
mpuRegions	Uns32	Number of regions for memory protection unit
mvpconf0vpe	Uns32	Override MVPConf0.PVPE
mvpconf0tc	Uns32	Override MVPConf0.PTC
mvpconf0pcp	Boolean	Override MVPConf0.PCP
mvpconf0tcp	Boolean	Override MVPConf0.TCP
configDSP	Boolean	Override Config.DSP (data scratchpad RAM present)
configISP	Boolean	Override Config.ISP (instruction scratchpad RAM present)
configK0	Uns32	Override power on value of Config.K0 (set Kseg0 cacheability)
configKU	Uns32	Override power on value of Config.KU (set Useg cacheability)
configK23	Uns32	Override power on value of Config.K23 (set Kseg23 cacheability)
configMDU	Boolean	Override Config.MDU (iterative multiply/divide unit)
configMM	Boolean	Override Config.MM (merging mode for write)
configMT	Uns32	Override Config.MT
configSB	Boolean	Override Config.SB (simple bus transfers only)
MIPS16eASE	Boolean	Override Config1.CA (enables the MIPS16e ASE)
config1DA	Uns32	Override Config1.DA (Dcache associativity)
config1DL	Uns32	Override Config1.DL (Dcache line size)
config1DS	Uns32	Override Config1.DS (Dcache sets per way)
config1EP	Boolean	Override Config1.EP (EJTag present)
config1IA	Uns32	Override Config1.IA (Icache associativity)
config1IL	Uns32	Override Config1.IL (Icache line size)
config1IS	Uns32	Override Config1.IS (Icache sets per way)

config1FP Boolean Override Config1.FP (FPU present) config3BI Boolean Override Config3.BI config3BP Boolean Override Config3.BP config3CDMM Boolean Override Config3.CDMM config3CTXTC Boolean Override Config3.CTXTC config3DSPP Boolean Override Config3.CTXTC config3DSPP Boolean Override Config3.DSPP config3DSP2P Boolean Override Config3.DSPP config3ISAPPU Uns32 Override Config3.DSP2P config3ISA Uns32 Override Config3.ISA config3MCU Boolean Override Config3.MCU config3MCI Boolean Override Config3.MCI config3SC Boolean Override Config3.SC config3SC Boolean Override Config3.SC config3ULRI Boolean Override Config3.ULRI externalinterrupt Boolean Override Config3.VICI (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VICI (enables vectored interrupts) config4AE Boolean Override Config3.VZ config4AE Boolean Override Config4.AE config4IE Uns32 Override Config4.IE config4MMUConfig Uns32 Override Config4.IE config4MMUConfig Uns32 Override Config4.IE config4MMUExtDef Uns32 Override Config4.IT Boolean Override Config5.IVA config5NFExists Boolean Override Config5.NFExists config6MFExists Boolean Override Config5.NFExists config6MFExists Boolean Override Config5.NFExists config6MSAEn Boolean Override Config7.AR (Alias removed Data cache) Config7ICIDX_MODE Uns32 Override Config7.AR (Alias removed Instruction cache)	config1MMUSizeM1	Uns32	Override Config1.MMUSizeM1 (number of MMU entries-1)
config3BI config3BP Boolean Override Config3.BI Config3CDMM Boolean Override Config3.BP Config3CDMM Config3CTXTC Boolean Override Config3.CTXTC Config3DSPP Boolean Override Config3.CTXTC Config3DSPP Boolean Override Config3.DSPP Config3DSPP Config3DSPP Config3DSPP Config3IPLW Config3IPLW Config3ISA Uns32 Override Config3.ISA Config3ISA Override Config3.ISA Config3ISA Override Config3.ISA Config3ISA Dolean Override Config3.ISA Config3ISA Override Config3.ISA Config3MMAR Uns32 Override Config3.INL Config3MMAR Override Config3.INL Config3MMAR Override Config3.INL Config3RXI Config3RXI Config3RXI Config3RXI Config3C Config3URI Config3ISA Config3URI Config3VZ Config4IE Config4AE Config4AE Config4AE Config4AE Config4IE Uns32 Override Config4.AE Config4IB Uns32 Override Config4.IE Config4MMUConfig Uns32 Override Config4.IE Config4MMUConfig Uns32 Override Config4.IE Config4MMUConfig Uns32 Override Config4.IE Config4MMUConfig Uns32 Override Config4.IE Config4MMUExtDef Uns32 Override Config4.IE Config4MMUExtDef Config4MMUExtDef Config4MMUExtDef Config5VA Config5MSAE Config5MSAE Config5MSAE Config5MSAE Config5MSAE Config6MSAE Config7AR Config7	config1WR	Boolean	, ,
config3BP config3CDMM Boolean Override Config3.CDMM Config3CTXTC Boolean Override Config3.CDMM Config3CTXTC Boolean Override Config3.CDMM Config3DSPP Config3DSPP Boolean Override Config3.DSPP Config3DSPP Config3DSPP Boolean Override Config3.DSPP Config3DSPP Config3ISA Uns32 Override Config3.IPLW Config3ISA Config3ISA Config3ISA Config3ITL Config3ITL Config3ITL Config3MMAR Uns32 Override Config3.INL Config3MMAR Uns32 Override Config3.MMAR Config3SA Config3SA Config3SA Config3MMAR Uns32 Override Config3.RXI Config3SC Config3ULRI Config3SC Config3ULRI Config3SC Config3ULRI Config3VZ Config3VZ Config4AE Config4AE Config4AE Config4AE Config4MMUExtDef Config4MMUExtDef Config4MMUExtDef Config4MMUExtDef Config5NFExists Config5NSAEn Config5NSAEn Config6FTLBEn Config6TAR Config7AR Conf	config1FP	Boolean	Override Config1.FP (FPU present)
config3CDMM config3CTXTC Boolean Override Config3.CDMM config3DSPP Boolean Override Config3.DSPP Config3DSPP Boolean Override Config3.DSPP Config3DSPP Boolean Override Config3.DSPP Config3DSPP Boolean Override Config3.DSPP Config3ISA Uns32 Override Config3.IPLW Config3ISA Config3ISA Config3ISA Config3ITL Boolean Override Config3.ISA Config3ITL Boolean Override Config3.INL Config3MMAR Uns32 Override Config3.MACU Config3MMAR Uns32 Override Config3.MACU Config3MMAR Uns32 Override Config3.MAR Config3MSI Boolean Override Config3.RXI Config3SC Boolean Override Config3.VII Config3VLRI Externalinterrupt Boolean Override Config3.VIII Externalinterrupt Boolean Override Config3.VIII (enables the use of a external interrupt controller) Vectoredinterrupt Boolean Override Config3.VIII (enables vectored interrupts) Config4AE Boolean Override Config3.VIII (enables vectored interrupts) Config4AE Boolean Override Config4.AE Config4AE Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4MMUExtDef Config4MMUExtDef Uns32 Override Config4.MMUExtDef Config4.VTLBSizeExt Uns32 Override Config5.EVA Config5NFExists Boolean Override Config5.NFExists Config5MSAEn Boolean Override Config5.NFExists Config6TIABE Boolean Override Config7.NR (Alias removed Intellialization) Override Config7.AR (Alias removed Instruction cache)	config3BI	Boolean	Override Config3.BI
config3CTXTC config3DSPP Boolean Override Config3.DSPP Config3DSPP Boolean Override Config3.DSPP Config3DSPP Boolean Override Config3.DSPP Config3DSPP Boolean Override Config3.DSPP Config3IPLW Uns32 Override Config3.IPLW Config3ISA Uns32 Override Config3.ISA Config3ISA Config3ISA Config3ITL Boolean Override Config3.ISA Config3ITL Config3MCU Boolean Override Config3.MCU Config3MMAR Uns32 Override Config3.MMAR Config3RXI Boolean Override Config3.RXI Config3RXI Boolean Override Config3.SC Config3ULRI Boolean Override Config3.VEIC (enables the use of a external interrupt Config3VZ Boolean Override Config3.VInt (enables vectored interrupts) Config4AE Boolean Override Config3.VI Config4AE Config4MMUConfig Uns32 Override Config4.AE Config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value Config4VTLBSizeExt Config5VA Boolean Override Config4.NETLBSizeExt Config5MSAEn Boolean Override Config5.NFExists Boolean Override Config5.MSAEn Config5MSAEn Boolean Override Config7.AR (Alias removed Initialization) Override Config7.HCI (Hardware Cache Initialization)	config3BP	Boolean	Override Config3.BP
config3DSPP config3DSPP config3DSPP Boolean Override Config3.DSPP Config3JPLW Uns32 Override Config3.PLW config3ISA Uns32 Override Config3.IPLW config3ISAOnExc Boolean Override Config3.ISAOnExc config3ISAONExc Boolean Override Config3.ISAONExc config3ITL Boolean Override Config3.ITL Config3MCU Config3MMAR Uns32 Override Config3.MCU config3MMAR Uns32 Override Config3.MMAR Config3RXI Boolean Override Config3.RXI Config3CC Boolean Override Config3.VICI Config3ULRI Boolean Override Config3.VICI Config3ULRI Boolean Override Config3.VICI Config3.VICI Config3VZ Boolean Override Config3.VITI Config4AE Config4AE Config4AE Config4IE Uns32 Override Config4.AE Config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef Config4MMUExtDef Config4VTLBSizeExt Uns32 Override Config4.NETLBSizeExt Config5MSAEn Boolean Override Config5.NFExists Config5MSAEn Boolean Override Config5.NFExists Config5MSAEn Boolean Override Config5.MSAEn Config6TLBEn Config7AR Boolean Override Config7.DCIDX_MODE Config7TAR Boolean Override Config7.HCI (Hardware Cache Initialization) Override Config7.HCI (Alias removed Instruction cache)	config3CDMM	Boolean	Override Config3.CDMM
config3DSP2P config3IPLW config3ISA Uns32 Override Config3.IPLW config3ISA Uns32 Override Config3.ISA config3ISA Uns32 Override Config3.ISA config3ISA Config3ITL Config3MCU Config3MMAR Config3MCU Config3MMAR Config3RXI Config3RXI Config3SC Config3ULRI Config3SC Config3ULRI Config3VI Config4AE Config4AE Config4IE Config4MMUConfig Config4MMUConfig Config4MMUConfig Config4MMUExtDef Config4MMUExtDef Config4MMUExtDef Config4MMUExtDef Config5VI Config5VA Config5NEExist Config5NEExist Config5MSAEn Config6TLBEn Config7AR Co	config3CTXTC	Boolean	Override Config3.CTXTC
config3IPLW config3ISA config3ITL	config3DSPP	Boolean	Override Config3.DSPP
config3ISA config3ISAOnExc boolean config3ITL config3MCU config3MMAR config3RXI config3RXI config3SC config3SC config3SC config3SULRI boolean config3MURI config3MURI config3MURI config3MURI config3MURI config3SC config3ULRI boolean config3SULRI config3SULRI config3SULRI boolean config3VI config4E config4II config4II config4MMUConfig config4MMUExtDef config4VILBSizeExt config5VA config5VA config5VA config5VA config5VA config4VILBSizeExt config5VA config5VA config5VA config5VA config5VA config5VA config4VILBSizeExt config5VA config6VA config6VTLBE config7VCLDA config6FTLBE config7VAR config7VCLDA config7VCLDA config7VCLDA config7VCLDA config7VCLDA config7VCLDA config7VAR confi	config3DSP2P	Boolean	Override Config3.DSP2P
config3ISAOnExc config3ITL config3ITL Boolean Override Config3.ITL config3MCU Boolean Override Config3.MCU config3MMAR Uns32 Override Config3.MMAR config3RXI Boolean Override Config3.MMAR config3SC Boolean Override Config3.RXI config3SC config3ULRI Boolean Override Config3.ULRI externalinterrupt Boolean Override Config3.VEIC (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) config3VZ Boolean Override Config3.VZ config4AE Boolean Override Config3.VZ config4IE Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4VTLBSizeExt config4VTLBSizeExt Uns32 Override Config4.MMUExtDef config5VA Boolean Override Config4.FE config5NFExists Boolean Override Config5.NFExists config5MSAEn Boolean Override Config5.NFExists config5MSAEn Boolean Override Config5.MSAEn config6FTLBEn config7AR Boolean Override Config7.AR (Alias removed Data cache) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache) Override Config7.IAR (Alias removed Instruction cache)	config3IPLW	Uns32	Override Config3.IPLW
config3ITL config3MCU config3MCU config3MMAR Uns32 Override Config3.MMAR config3RXI Boolean Override Config3.MMAR config3SC Boolean Override Config3.RXI config3SC Boolean Override Config3.SC config3ULRI Externalinterrupt Boolean Override Config3.VEIC (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) Config3VZ Boolean Override Config3.VInt (enables vectored interrupts) Config4AE Boolean Override Config3.VZ Config4AE Boolean Override Config4.AE Config4IE Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4VTLBSizeExt Config4VTLBSizeExt Uns32 Override Config4.VTLBSizeExt Config5NFExists Boolean Override Config5.NFExists Config5MSAEn Boolean Override Config5.MSAEn Config6FTLBEn Config6FTLBEn Config7AR Boolean Override Config7.AR (Alias removed Data cache) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache) Override Config7.IAR (Alias removed Instruction cache)	config3ISA	Uns32	Override Config3.ISA
config3MCU config3MMAR Uns32 Override Config3.MMAR config3RXI Boolean Override Config3.RXI config3SC Boolean Override Config3.RXI config3ULRI externalinterrupt Boolean Override Config3.VEIC (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) Config3VZ Boolean Override Config3.VInt (enables vectored interrupts) Config4AE Boolean Override Config3.VZ Config4AE Boolean Override Config4.AE Config4IE Uns32 Override Config4.IE Config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4VTLBSizeExt Config5EVA Boolean Override Config5.EVA Config5NFExists Boolean Override Config5.NFExists Config5MSAEn Boolean Override Config5.MSAEn Config6FTLBEn Boolean Override Config7.AR (Alias removed Instruction cache) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config3ISAOnExc	Boolean	Override Config3.ISAOnExc
config3MMAR config3RXI boolean config3SC config3ULRI externalinterrupt boolean config3VZ config3VZ config4AE config4MMUConfig config4MMUConfig config4MMUExtDef config5EVA config5SVA config5SVA config5MSAEn config5MSAEn config6FTLBEn config6TLBEn config7DCIDX_MODE config7IAR boolean coverride Config7.NAR boolean coverride Config7.NAR boolean coverride Config7.NAR coverride Config7.NAR coverride Config7.NCI (enables the use of a external interrupt controller) coverride Config3.VZ(config3VZ boolean coverride Config3.VZ(config4AE config4AE config4IE config4MMUConfig config4MMUConfig config4MMUExtDef config5AFTLBEn config6FTLBEn config6FTLBEn config6FTLBEn config6FTLBEn config7IAR boolean coverride Config7.IAR (Alias removed Instruction cache) config7IAR config3.VEIC config3.VEI	config3ITL	Boolean	Override Config3.ITL
config3RXI Boolean Override Config3.RXI config3SC Boolean Override Config3.SC config3ULRI Boolean Override Config3.ULRI externalinterrupt Boolean Override Config3.VEIC (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) config3VZ Boolean Override Config3.VZ config4AE Boolean Override Config4.AE config4IE Uns32 Override Config4.IE config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4VTLBSizeExt Uns32 Override Config4.VTLBSizeExt config5EVA Boolean Override Config5.EVA config5NFExists Boolean Override Config5.NFExists config6FTLBEn Boolean Override Config5.MSAEn config6FTLBEn Boolean Override Config7.AR (Alias removed Data cache) config7DCIDX_MODE Uns32 Override Config7.IAR (Alias removed Instruction cache)	config3MCU	Boolean	Override Config3.MCU
config3SC config3ULRI Boolean Override Config3.ULRI externalinterrupt Boolean Override Config3.VEIC (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) Config3VZ Boolean Override Config3.VZ Config4AE Boolean Override Config4.AE Config4IE Uns32 Override Config4.IE Config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config5VTLBSizeExt Uns32 Override Config4.VTLBSizeExt Config5NFExists Boolean Override Config5.EVA Config5NFExists Boolean Override Config5.NFExists Config6FTLBEn Config6FTLBEn Boolean Override Config7.AR (Alias removed Instruction cache) Override Config7.IAR (Alias removed Instruction cache) Override Config7.IAR (Alias removed Instruction cache)	config3MMAR	Uns32	Override Config3.MMAR
config3ULRI externalinterrupt Boolean Override Config3.ULRI externalinterrupt Boolean Override Config3.VEIC (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) config3VZ Boolean Override Config3.VZ config4AE Boolean Override Config4.AE config4IE Uns32 Override Config4.IE config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4VTLBSizeExt Uns32 Override Config4.VTLBSizeExt Uns32 Override Config5.EVA config5NFExists Boolean Override Config5.NFExists config5MSAEn Boolean Override Config5.MSAEn config6FTLBEn Boolean Override Config7.AR (Alias removed Data cache) config7NCIDX_MODE Uns32 Override Config7.IAR (Alias removed Instruction cache)	config3RXI	Boolean	Override Config3.RXI
externalinterrupt Boolean Override Config3.VEIC (enables the use of a external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) config3VZ Boolean Override Config3.VZ config4AE Boolean Override Config4.AE config4IE Uns32 Override Config4.IE config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4VTLBSizeExt Uns32 Override Config4.VTLBSizeExt Uns32 Override Config4.VTLBSizeExt Uns32 Override Config5.EVA config5EVA Boolean Override Config5.EVA config5NFExists Boolean Override Config5.NFExists config5MSAEn config6FTLBEn Boolean Override Config5.MSAEn config7AR Boolean Override Config7.AR (Alias removed Data cache) config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) Override Config7.IAR (Alias removed Instruction cache)	config3SC	Boolean	Override Config3.SC
external interrupt controller) vectoredinterrupt Boolean Override Config3.VInt (enables vectored interrupts) config3VZ Boolean Override Config3.VZ config4AE Boolean Override Config4.AE config4IE config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value config4VTLBSizeExt Uns32 Override Config4.WTLBSizeExt Uns32 Override Config5.EVA config5NFExists Boolean Override Config5.NFExists config5MSAEn config6FTLBEn config6FTLBEn config7AR Boolean Override Config7.AR (Alias removed Data cache) config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache) Override Config7.IAR (Alias removed Instruction cache)	config3ULRI	Boolean	Override Config3.ULRI
interrupts) config3VZ config4AE Boolean Override Config3.VZ config4AE Config4IE Uns32 Override Config4.IE Config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value) config4VTLBSizeExt Uns32 Override Config4.VTLBSizeExt config5EVA Boolean Override Config5.EVA config5NFExists Boolean Override Config5.NFExists config5MSAEn Config6FTLBEn Boolean Override Config5.MSAEn Config7AR Boolean Override Config7.AR (Alias removed Data cache) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache) Override Config7.IAR (Alias removed Instruction cache)	externalinterrupt	Boolean	Override Config3.VEIC (enables the use of an external interrupt controller)
config4AEBooleanOverride Config4.AEconfig4IEUns32Override Config4.IEconfig4MMUConfigUns32Override Config4.MMUConfig field (interpretation depends on MMUExtDef valueconfig4MMUExtDefUns32Override Config4.MMUExtDefconfig4VTLBSizeExtUns32Override Config4.VTLBSizeExtconfig5EVABooleanOverride Config5.EVAconfig5NFExistsBooleanOverride Config5.NFExistsconfig5MSAEnBooleanOverride Config5.MSAEnconfig6FTLBEnBooleanOverride power on value of Config6.FTLBEnconfig7ARBooleanOverride Config7.AR (Alias removed Data cache)config7DCIDX_MODEUns32Override Config7.DCIDX_MODEconfig7HCIBooleanOverride Config7.HCI (Hardware Cache Initialization)config7IARBooleanOverride Config7.IAR (Alias removed Instruction cache)	vectoredinterrupt	Boolean	,
config4IE config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value) config4MMUExtDef config4VTLBSizeExt Uns32 Override Config4.MMUExtDef config5EVA config5EVA config5NFExists Boolean Coverride Config5.EVA config5MSAEn config6FTLBEn Boolean Coverride Config5.MSAEn config7AR Boolean Override Config5.MSAEn Config7DCIDX_MODE Uns32 Override Config7.AR (Alias removed Data cache) config7IAR Boolean Override Config7.HCI (Hardware Cache Initialization) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config3VZ	Boolean	Override Config3.VZ
Config4MMUConfig Uns32 Override Config4.MMUConfig field (interpretation depends on MMUExtDef value) Config4MMUExtDef Uns32 Override Config4.MMUExtDef Config4VTLBSizeExt Uns32 Override Config4.VTLBSizeExt Config5EVA Config5EVA Config5NFExists Config5NFExists Config5MSAEn Config6FTLBEn Config6FTLBEn Config7AR Boolean Override Config5.MSAEn Override Config5.MSAEn Override power on value of Config6.FTLBEn Config7DCIDX_MODE Uns32 Override Config7.AR (Alias removed Data cache) Config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) Override Config7.IAR (Alias removed Instruction cache)	config4AE	Boolean	Override Config4.AE
(interpretation depends on MMUExtDef value config4MMUExtDef	config4IE	Uns32	Override Config4.IE
config4VTLBSizeExt config5EVA Boolean Config5NFExists Config5MSAEn Config6FTLBEn Config7AR Boolean Config7DCIDX_MODE Config7HCI Config7IAR	config4MMUConfig	Uns32	Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)
config5EVA Boolean Override Config5.EVA Config5NFExists Boolean Override Config5.NFExists Config5MSAEn Boolean Override Config5.MSAEn Config6FTLBEn Boolean Override power on value of Config6.FTLBEn Config7AR Boolean Override Config7.AR (Alias removed Data cache) Config7DCIDX_MODE Uns32 Override Config7.DCIDX_MODE Config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config4MMUExtDef	Uns32	Override Config4.MMUExtDef
config5NFExists config5NSAEn Boolean Override Config5.NFExists Config6FTLBEn Config6FTLBEn Boolean Override power on value of Config6.FTLBEn Config7AR Boolean Override Config7.AR (Alias removed Data cache) Config7DCIDX_MODE Uns32 Override Config7.DCIDX_MODE Config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config4VTLBSizeExt	Uns32	Override Config4.VTLBSizeExt
config5MSAEn Boolean Override Config5.MSAEn Config6FTLBEn Boolean Override power on value of Config6.FTLBEn Config7AR Boolean Override Config7.AR (Alias removed Data cache) Config7DCIDX_MODE Uns32 Override Config7.DCIDX_MODE Config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) Config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config5EVA	Boolean	Override Config5.EVA
config6FTLBEn Boolean Override power on value of Config6.FTLBEn Override Config7.AR (Alias removed Data cache) config7DCIDX_MODE Uns32 Override Config7.DCIDX_MODE config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config5NFExists	Boolean	Override Config5.NFExists
config7AR Boolean Override Config7.AR (Alias removed Data cache) config7DCIDX_MODE Uns32 Override Config7.DCIDX_MODE config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config5MSAEn	Boolean	Override Config5.MSAEn
cache) config7DCIDX_MODE Uns32 Override Config7.DCIDX_MODE config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config6FTLBEn	Boolean	Override power on value of Config6.FTLBEn
config7HCI Boolean Override Config7.HCI (Hardware Cache Initialization) config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config7AR	Boolean	,
Initialization) config7IAR Boolean Override Config7.IAR (Alias removed Instruction cache)	config7DCIDX_MODE	Uns32	Override Config7.DCIDX_MODE
Instruction cache)	config7HCI	Boolean	,
config7WII Boolean Override Config7.WII (wait IE/IXMT ignore)	config7IAR	Boolean	
	config7WII	Boolean	Override Config7.WII (wait IE/IXMT ignore)

1
=
BaseMask
]
<u> </u>

GCR_CACHE_MINOR_REV	Uns32	CMP system only: override GCR_CACHE_REV.MINOR_REV
GCR_CACHE_MAJOR_REV	Uns32	CMP system only: override GCR_CACHE_REV.MAJOR_REV
GCR_IOCU1_MINOR_REV	Uns32	CMP system only: override GCR_IOCU1_REV.MINOR_REV
GCR_IOCU1_MAJOR_REV	Uns32	CMP system only: override GCR_IOCU1_REV.MAJOR_REV
GIC_NUMINTERRUPTS	Uns32	CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS
GIC_COUNTBITS	Uns32	CMP system only: override GIC_SH_CONFIG.COUNTBITS
GIC_MINOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MINOR_REV
GIC_MAJOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MAJOR_REV
GIC_PVPES	Uns32	CMP system only: override GIC_SH_CONFIG.PVPE
CPC_MICROSTEP	Uns32	CMP system only: override CPC_SEQDEL.MICROSTEP
CPC_RAILDELAY	Uns32	CMP system only: override CPC_RAIL.RAILDELAY
CPC_RESETLEN	Uns32	CMP system only: override CPC_RESETLEN.RESETLEN
CPC_MINOR_REV	Uns32	CMP system only: override CPC_REVISION.MINOR_REV
CPC_MAJOR_REV	Uns32	CMP system only: override CPC_REVISION.MAJOR_REV
GCR_C0_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 0
GCR_C1_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 1
GCR_C2_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 2
GCR_C3_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 3
GCR_C0_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 0. Only used when SegCtl present
GCR_C1_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 1. Only used when SegCtl present
GCR_C2_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 2. Only used when SegCtl present

GCR_C3_RESET_EXT_BASE	CMP system only: GCR_CL_RESET_EXT_BASE for core 3. Only used when SegCtl present
EIC_OPTION	Override the external interrupt controller EIC_OPTION

8.0 Execution Modes

Table 5.

Name	
KERNEL	0
DEBUG	1
SUPERVISOR	2
USER	3

9.0 Exceptions

Table 6.

Name	Code
Int	0
Mod	1
TLBL	2
TLBS	3
AdEL	4
AdES	5
IBE	6
DBE	7
Sys	8
Вр	9
RI	10
СрU	11
Ov	12
Tr	13
FPE	15
Impl1	16
Impl2	17
C2E	18
TLBRI	19
TLBXI	20
MDMX	22
WATCH	23
MCheck	24

Thread	25
DSPDis	26
Prot	29
CacheErr	30

10.0 Hierarchy of the model

A CPU core may allow the user to configure it to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy.

Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

10.1 Level 1: CPU

This level in the model hierarchy has 16 commands.

This level in the model hierarchy has 4 register groups:

Table 7.

Group name	Registers
Core	33
DSP	9
COP0	51
Integration_support	1

This level in the model hierarchy has no children.

11.0 Model Commands

11.1 Level 1: CPU

Table 8.

Name	Arguments
isync	specify instruction address range for synchronous execution
itrace	enable or disable instruction tracing
mipsCOP0	<register> <select></select></register>
mipsCacheDisable	
mipsCacheEnable	-tag -full
mipsCacheRatio	-icache -dcache
mipsCacheReport	
mipsCacheReset	
mipsCacheTrace	-on -off [-nocached -nouncached] [-noicache -nodcache] [-noartifact -notrue]
mipsDebugFlags	<value></value>
mipsReadRegister	<resource> <offset></offset></resource>
mipsReadTLBEntry	<index></index>
mipsTLBDump	
mipsTLBGetPhys	<virtual address=""> <asid></asid></virtual>
mipsWriteRegister	<resource> <offset> <value></value></offset></resource>
mipsWriteTLBEntry	<index> <lo0> <lo1> <hi0> <mask></mask></hi0></lo1></lo0></index>

12.0 Registers

12.1 Level 1: CPU

12.1.1 Core

Table 9.

Table 9.				
Name	Bits	Initial value (Hex)		Description
zero	32	0	r-	constant zero
at	32	0	rw	
v0	32	0	rw	
v1	32	0	rw	
a0	32	0	rw	
a1	32	0	rw	
a2	32	0	rw	
a3	32	0	rw	
tO	32	0	rw	
t1	32	0	rw	
t2	32	0	rw	
t3	32	0	rw	
t4	32	0	rw	
t5	32	0	rw	

t6	32	0	rw	
t7	32	0	rw	
s0	32	0	rw	
s1	32	0	rw	
s2	32	0	rw	
s3	32	0	rw	
s4	32	0	rw	
s5	32	0	rw	
s6	32	0	rw	
s7	32	0	rw	
t8	32	0	rw	
t9	32	0	rw	
k0	32	0	rw	
k1	32	0	rw	
gp	32	0	rw	
sp	32	0	rw	stack pointer
s8	32	0	rw	frame pointer
ra	32	0	rw	
рс	32	bfc00000	rw	program counter

12.1.2 DSP

Table 10.

Name	Bits	Initial value (Hex)		Description
lo	32	0	rw	
hi	32	0	rw	
lo1	32	0	rw	
hi1	32	0	rw	
lo2	32	0	rw	
hi2	32	0	rw	
lo3	32	0	rw	
hi3	32	0	rw	
dspctl	32	0	rw	DSP control

12.1.3 COP0

Table 11.

Name	Bits	Initial		Description
		value (Hex)		
sr	32	400004	rw	CP0 register 12/0
bad	32	0	rw	CP0 register 8/0
cause	32	0	rw	CP0 register 13/0
index	32	0	rw	CP0 register 0/0

random	32	lo	rw	CP0 register 1/0
entrylo0	32	0	rw	CP0 register 2/0
entrylo1	32	0	rw	CP0 register 3/0
context	32	0	rw	CP0 register 4/0
pagemask	32	0	rw	CP0 register 5/0
pagegrain	32	0	rw	CP0 register 5/1
wired	32	0	rw	CP0 register 6/0
hwrena	32	0	rw	CP0 register 7/0
badvaddr	32	0	rw	CP0 register 8/0
count	32	0	rw	CP0 register 9/0
entryhi	32	0	rw	CP0 register 10/0
compare	32	0	rw	CP0 register 11/0
status	32	400004	rw	CP0 register 12/0
intctl	32	e0000000	rw	CP0 register 12/1
srsctl	32	0	rw	CP0 register 12/2
	32	0	rw	CP0 register 12/3
srsmap viewipl	32	0	+	CP0 register 12/4
srsmap2	32	0	rw	CP0 register 12/5
·			rw	
viewripl	32 32	0	rw	CP0 register 13/4 CP0 register 13/5
nestedexc			rw	
epc	32	0	rw	CP0 register 14/0
nestedepc	32	0	rw	CP0 register 14/2
prid	32	19e00	rw	CP0 register 15/0
ebase	32	80000000	rw	CP0 register 15/1
config	32	80008482	rw	CP0 register 16/0
config1	32	9e190c82	rw	CP0 register 16/1
config2	32	80000000	rw	CP0 register 16/2
config3	32	80229c20	rw	CP0 register 16/3
config4	32	80000000	rw	CP0 register 16/4
config5	32	1	rw	CP0 register 16/5
config7	32	80040000	rw	CP0 register 16/7
lladdr	32	0	rw	CP0 register 17/0
debug	32	2028000	rw	CP0 register 23/0
depc	32	0	rw	CP0 register 24/0
errctl	32	0	rw	CP0 register 26/0
itaglo	32	0	rw	CP0 register 28/0
idatalo	32	0	rw	CP0 register 28/1
dtaglo	32	0	rw	CP0 register 28/2
ddatalo	32	0	rw	CP0 register 28/3
I23taglo	32	0	rw	CP0 register 28/4
I23datalo	32	0	rw	CP0 register 28/5
itaghi	32	0	rw	CP0 register 29/0

idatahi	32	0	rw	CP0 register 29/1
dtaghi	32	0	rw	CP0 register 29/2
I23datahi	32	0	rw	CP0 register 29/5
errorepc	32	0	rw	CP0 register 30/0
desave	32	0	rw	CP0 register 31/0

12.1.4 Integration_support

Table 12.

Name		Initial value (Hex)		Description
stop	32	0	rw	write with non-zero to stop processor

#