Single Cycle MIPS Datapath

Computer Architecture ECE 6913

Brandon Reagen



What we'll cover today

- 1) Finish the MIPS calling convention we left off with last time
- 2) Brief review of the MIPS ISA and key features
- 3) Implementing a MIPS datapath
- 4) Release Lab 1! (implement MIPS datapath)



Why do we need conventions?

Let's think about functions

- What happens when you transfer control?
- View of registers verses memory


MIPS calling conventions

- We will be using a simplified convention
- The full convention is excessively detailed
 - All core concepts provided here
- A **great** description can be found here
 - https://sites.cs.ucsb.edu/~kyledewey/cs64w16/documentation/calling_convention/calling_convention/calling_convention.html

Caller: function calling another function

Callee: function being called





Supporting functions: Jumps and \$ra

\$ra: return address

- Special register to store next instruction of caller
 - What does that mean? Tells us how to get home!

Jump instructions help us call functions

- jal: "jump and link"
 - Will branch to specified location AND store PC+4 in \$ra (i.e., R[31])
- jr: "jump register"
 - Will jump to location specified at register, like \$ra!

We can use jal & jr to get in and out of functions



Supporting functions: arguments

How do we get arguments to functions?

- Use reserved registers \$ao \$a3
- To use:
 - Caller loads values into \$ao \$a3
 - Caller immediately jumps to function
 - Callee can read \$ao \$a3, will have correct values!
 - < do something >
 - Callee jumps back to Caller using: jr \$ra

Note: when control returns to caller, \$ao-\$a3 may have changed

- This is the whole point of the convention



Supporting functions: return values

How do we get values back from function calls?

- \$vo \$v1 are reserved for returning values from functions
- In callee, can load \$vo-\$v1 with values
- When control returns to caller, can trust return values are there



Supporting functions: temporary registers

What happens if we need more than \$a* and \$v*?

- \$to \$t9 can be used
- "All bets are off" between function calls
 - Callee assumes nothing about initial \$t* values
 - Caller assumes nothing about values of \$t* when control returns



Supporting functions: saved registers

What if you're in the middle of a computation and need a function?

- Values in \$s* are preserved when control returns
 - Caller uses \$s1 then calls a function
 - Callee first saves value of \$s* in *memory*
 - Callee does its compute
 - Callee restores \$s* values
 - Callee returns control
 - Caller assumes control, value of \$s* is same as before function call



Supporting functions: saving registers

Register values are preserved in memory using the "stack"

- Recall: \$sp register tracks the "top" of the stack (grows?)
- Functions can write register values to stack, then increment \$sp
- When one calls another, it won't look "backwards"
 - Can.. But that's why conventions are important!
- When functions return control, they reset \$sp to where caller left off

This is super important, why?

- Think about \$ra



Contrived example

Q: what happens if a function calls another function..?

compute_fi:

Procedure prep: save all used s* regs

addi \$sp, \$sp, -12 sw \$so, 8(\$sp) sw \$s1, 4(\$sp)

sw \$s2, o(\$sp)

add \$so, \$ao, \$a1

addi \$s1, \$a1, 1

sub \$s2, \$a0, \$s1

mult \$s2, \$s1

mflo \$vo, \$lo

lw \$so, 8(\$sp)

lw \$s1, 4(\$sp)

lw \$s2, o(\$sp)

addi \$sp, \$sp, 12

[jr \$ra

Free to compute!

Return prep: save return value restore s* regs restore sp!

Return control! (Jump)




Visualizing the stack

compute_f1:
 addi \$sp, \$sp, -12
 sw \$so, 8(\$sp)
 sw \$s1, 4(\$sp)
 sw \$s2, o(\$sp)

Teardown

lw \$so, 8(\$sp) lw \$s1, 4(\$sp) lw \$s2, o(\$sp) addi \$sp, \$sp, 12






Visualizing the stack Stack "Pre-configured" Memory compute_f1: Stack addi \$sp, \$sp, -12 sw \$so, 8(\$sp) frame Setup sw \$s1, 4(\$sp) sw \$s2, o(\$sp) Heap \$sp during Static data compute_fi Text lw \$so, 8(\$sp) lw \$s1, 4(\$sp) Reserved Teardown lw \$s2, o(\$sp) addi \$sp, \$sp, 12



Visualizing the stack Stack "Pre-configured" Memory compute_f1: \$sp after Stack addi \$sp, \$sp, -12 sw \$so, 8(\$sp) "addi 12" frame Setup sw \$s1, 4(\$sp) sw \$s2, o(\$sp) Heap Static data lw \$so, 8(\$sp) lw \$s1, 4(\$sp) Text Reserved Teardown lw \$s2, o(\$sp) addi \$sp, \$sp, 12






The MIPS register convention

\$ Z	zero:	hardwired to zero	(register o)
\$a	nt:	assembler temporary	(1)
\$v	70, \$V1:	function return values	(2,3)
\$a	10 - \$a3:	function arguments	(4-7)
\$t	o - \$t9:	temporaries	(8-15, 24, 25) [Can be overwritten by callee]
\$s	so-\$s7:	saved	(16-23) [Callee must save/restore before call]
\$2	gp:	global pointer for static data	(28)
\$s	sp:	stack pointer	(29)
\$f	p:	frame pointer	(30)
\$r	'a	return address	(31)



^{*26-27} are kernel regs, we won't use them.

An abstract computer





MIPS Summary

32b RISC architecture

- Fixed instruction length
- 32b registers and memory addresses
- Byte addressable memory.. How much?

Load-store architecture

- All compute use values from registers
- Only special instructions access memory

32 general purpose registers

- We will assume the simplified calling convention
- Program counter for finding next instruction
- Hi/lo registers for multiplication



What makes a good ISA?

Simplicity favors regularity

- Instruction size, instruction format, data format
- Makes hardware implementation cleaner

Smaller is faster

- Fewer bit to move, write, and read per instruction
- Register file is faster than memory

Make the common case fast

- Constants tend to be small, immediate field optimized for this

Good design demands compromise

- Special formats for important exception
- E.g., jumping far away (as we saw)



Instruction types: Overview

Types of MIPS instructions


- Compute:
 - Arithmetic
 - Logical
- Memory/Data transfer
 - Load
 - Store
- Control:
 - Conditional (branch)
 - Unconditional jump

MIPS has 3 instruction representations

- Register format
- Immediate format
- Jump format



MIPS Instructions: R-Type





opcode: denotes operation and function rs & rt:
Source operand
registers

Note: oooooo Opcode for all R-type Use "funct" field to specify add/sub... Slight simplification earlier rd:
Destination
operand register

Shamt:
Shift
amount
(sll, srl)

funct:
Sub-opcode
identifier

Add: 10 0000 = 20_{hex}

Sub: $10\ 0010 = 22_{hex}$

Or: $10\ 0101 = 25_{\text{hex}}$

Sll: oo oooo = oo_{hex}




MIPS Instructions: R-Type

```
opcodersrtrdshamtfunct6 bits5 bits5 bits5 bits5 bits
```

Note: *Machine language* register order doesn't match assembly language!



MIPS Instructions: I-Type





MIPS Instructions: I-Type

	opcode	rs	rt	immediate			
•	6 bits	5 bits	5 bits	16 bits			
addi ori	rs, rt, imm rs, rt, imm		// R[rt] \leftarrow R[rs] + {SignExtend, imm}; MSB of imm is extended to 32 bits // R[rt] \leftarrow R[rs] {ZeroExtend, imm}; bit-wise Boolean OR operation				
beq	rs, rt, imm	// Else go	<pre>// if{R[rs] == R[rt]} branch to PC + 4 + BranchAddress; ("PC relative") // Else go to PC+4 // BranchAddress = {SignExtend, imm, oo}</pre>				
lw	rs, rt, imm	// R[rt] +	— Mem[{Sign	Extend, imm} + R[rs]] ("Displaced/based	d")		

MIPS Instructions: J-Type


opcode	address
6 bits	26 bits

```
// \ JumpAddress = \{ \ (PC+4)[31:28], \ address, \ 2'bo \ \} // \ (Pseudodirect) j \ address \ // \ PC \leftarrow JumpAddress jal \ address \ // \ R[31] \leftarrow PC+4; \ PC \leftarrow JumpAddress;
```

Branch instructions verses jump?




Microarchitectural building blocks: register






Microarchitectural building blocks: register file

RegFile internals



Register file is simply a 1D array of registers




Register File

32 32-bit registers (2 Read ports, 1 Write Port) Need three things:

- 1) Data
- 2) Addresses
- 3) Control



Microarchitectural building blocks: Arithmetic Logic Unit




Arithmetic Logic Unit (ALU)



Implementation of the MIPS ISA: Memory

Memory is just a big 1D array of bytes For this lecture, let's assume instructions and data are separate





Now we have all the pieces!

Rest of class: How do we connect and control them?

First: R-type


Second: I-type

Third: Combined R/I datapaths


Forth: Accessing memory


Finally: J-Types















Combined R-Type and I-Type ALU Instructions

What about ALUop?



Add: 20_{hex} = 0010 0000 Addu: 21_{hex} = 0010 0001 And: 24_{hex} = 0010 0100 Or: 25_{hex} = 0010 0101 ...

R-type Function Field


Addi: $8_{hex} = 1000$ Addiu: $9_{hex} = 1001$ Andi: $0_{hex} = 1100$ Ori: $0_{hex} = 1101$...

I-Type OpCode




Last 3 bits of function field or Op Code uniquely identify ALU functionality!

I-Type Load Instructions






I-Type Load Instructions




I-Type Store Instructions


Did we miss something?



I-Type Store Instructions



MIPS Instructions: J-Type




MIPS Instructions: J-Type

31 2625
Op-code address (26-bits)

j address // PC
$$\leftarrow$$
 {PC+4[31:28], address, oo}, opcode= 2_{hex}

- 4 MSB bits taken from the 4 MSBs of PC+4
- Next 26 bits taken from the "address" field
- Last 2 bits are set to zero? (why?)





Control Flow

I-Type Branch Instruction

```
31 2625 21 20 16 15 0

Op-code Rs Rt Immediate (6-bits) (5-bits) (5-bits) (16-bits)
```

```
beq rs, rt, imm // if (RF[rs]==RF[rt])

// PC ← PC + 4 + {SignExtendImm, oo},


// else


// PC ← PC + 4

// opcode=4hex
```


- First 30 MSBs from sign extended immediate
- 2 LSBs are always o











Now we have all the pieces!

Rest of class: How do we connect and control them?

First: R-type

Second: I-type

Third: Combined R/I datapaths

Forth: Accessing memory

Finally: J-Types

