

# Out-of-Order Execution

Computer Architecture  
ECE 6913

Brandon Reagen



**NYU**

TANDON SCHOOL  
OF ENGINEERING

# Announcements

## 1) Exam

- 1) Good job on Q1
- 2) Mean: 73, Median: 79, Max: 94
- 3) TAs spent a ton of time grading, if you have questions reach out!

## 2) Lab3

- 1) Posted. Should be easier than Lab2, but don't procrastinate!

## 3) Today: Dynamic Scheduling and OoO



NYU

TANDON SCHOOL  
OF ENGINEERING

# Dynamic scheduling



**NYU**


**TANDON SCHOOL  
OF ENGINEERING**

# Problem 1

```
lw    $10, 20($1)
sub    $11, $2, $3
add    $12, $3, $4
lw    $13, 24($1)
add    $14, $5, $6
```

Program  
execution  
order  
(in instructions)

lw \$10, 20(\$1)  
sub \$11, \$2, \$3  
add \$12, \$3, \$4  
lw \$13, 24(\$1)  
add \$14, \$5, \$6



NYU

TANDON SCHOOL  
OF ENGINEERING

## Problem 2: Unnecessary stalls (causes underutilization)

Add r3, r2, r1  
Lw r2, o(ro)  
Sub r4, r2, r1  
**Add r6, r7, r8**

CPI?

$$5/4 = 1.25$$

Add r3, r2, r1  
Lw r2, o(ro)  
**Add r6, r7, r8**  
Sub r4, r2, r1

CPI?

$$4/4 = 1.0!$$

Same functionality, better performance!



NYU

TANDON SCHOOL  
OF ENGINEERING

# Solution: Data flow!

$a := x + y$   
 $b := a \times a$   
 $c := 4 - a$


How are we going to do the conversion?

uArch tricks!

Instructions dependent, even if results aren't.

This is how you write programs

It's very restrictive



Only tracks real dependencies.  
“Which instructions need what I’m computing?”

This is what OoO machines do!

What can we say about these two?

**Figure 2.** A comparison of control flow and dataflow programs. On the left a control flow program for a computer with memory-to-memory instructions. The arcs point to the locations of data that are to be used or created. Control flow arcs are indicated with dashed arrows; usually most of them are implicit. In the equivalent dataflow program on the right only one memory is involved. Each instruction contains pointers to all instructions that consume its results.

Parallel instructions

“Dataflow Machine Architecture” Heen, 1986.



NYU

TAN  
OF ENGINEERING

# Instruction-Level Parallelism (ILP)

Fine-grained parallelism

A measure of **inter-instruction dependency** in an app

- ILP assumes a unit-cycle operation, infinite resources, prefect frontend
  - Theoretically, how many instructions could I process per cycle?
- ILP != IPC
- $IPC = \# \text{ instructions} / \# \text{ cycles}$
- ILP is the **upper bound** of IPC

Enabled and improved by RISC

- More ILP of RISC over CISC does not imply a better overall performance
  - CISC can be implemented like RISC

Limited by **dependencies**



NYU

TANDON SCHOOL  
OF ENGINEERING

# Back to hazards...

Data: There's more!

- RAW: Read-After-Write
- WAW: Write-After-Write
- WAR: Write-After-Read

Why am I just telling you this now?

When we dynamically schedule, the program order is broken.


Must guarantee there are no artifacts!

Hazards limit ILP.

WAW:

```
Add r2, r2, r2
sub r2, r2, r2
```

WAR:



NYU


TANDON SCHOOL  
OF ENGINEERING



# True/False dependencies and ILP

True dependency forces “sequentiality”

$$\text{ILP} = 3/3 = 1$$



False dependency removed

$$\text{ILP} = 3/2 = 1.5$$

i1: load r2, (r12)

i2: addi r1, r2, 9

i3: mul r8, r5, r6



c1: load r2, (r12)

c2: addi r1, r2, 9

mul r8, r5, r6



NYU

TANDON SCHOOL  
OF ENGINEERING

# Exploiting ILP

- Control speculation

  - Branch prediction!

  - Need a lot of instructions to look at

- Dynamic scheduling

  - Reschedule program ordering of instructions

  - Can't know everything at compile time

- Register renaming

  - Break false dependencies

  - Use uArch to provide illusion of “more” registers..

- Memory disambiguation

How do we do this  
dynamic scheduling?




NYU

TANDON SCHOOL  
OF ENGINEERING

# Step 1: Construct data flow graph

i1:  $r2 = 4(r22)$   
i2:  $r10 = 4(r25)$   
i3:  $r10 = r2 + r10$   
i4:  $4(r26) = r10$   
i5:  $r14 = 8(r27)$   
i6:  $r6 = (r22)$   
i7:  $r5 = (r23)$   
i8:  $r5 = r6 - r5$   
i9:  $r4 = r14 * r5$   
i10:  $r15 = 12(r27)$   
i11:  $r7 = 4(r22)$   
i12:  $r8 = 4(r23)$   
i13:  $r8 = r7 - r8$   
i14:  $r8 = r15 * r8$   
i15:  $r8 = r4 - r8$   
i16:  $(r28) = r8$




Data Flow Graph (or Data Dependency Graph, DDG)



# Step 1: Construct data flow graph

i1:  $r2 = 4(r22)$   
i2:  $r10 = 4(r25)$   
i3:  $r10 = r2 + r10$   
i4:  $4(r26) = r10$   
i5:  $r14 = 8(r27)$   
i6:  $r6 = (r22)$   
i7:  $r5 = (r23)$   
i8:  $r5 = r6 - r5$   
i9:  $r4 = r14 * r5$   
i10:  $r15 = 12(r27)$   
i11:  $r7 = 4(r22)$   
i12:  $r8 = 4(r23)$   
i13:  $r8 = r7 - r8$   
i14:  $r8 = r15 * r8$   
i15:  $r8 = r4 - r8$   
i16:  $(r28) = r8$



This is ideal.  
Why not  
possible?



NYU

TANDON SCHOOL  
OF ENGINEERING

# ILP “Windows”

ILP = 1

$$R_5 = 8(R_6)$$

$$R_7 = R_5 - R_4$$

$$R_9 = R_7 * R_7$$

ILP = 1.5

$$R_{15} = 16(R_6)$$

$$R_{17} = R_{15} - R_{14}$$

$$R_{19} = R_{15} * R_{15}$$

ILP = ?



NYU

TANDON SCHOOL  
OF ENGINEERING

# Bigger window

$$R_5 = 8(R_6)$$

$$R_7 = R_5 - R_4$$

$$R_9 = R_7 * R_7$$

$$R_{15} = 16(R_6)$$

$$R_{17} = R_{15} - R_{14}$$

$$R_{19} = R_{15} * R_{15}$$



# Bigger => better ILP!

C<sub>1</sub>:  $R_5 = 8(R_6)$

$R_{15} = 16(R_6)$

C<sub>2</sub>:  $R_7 = R_5 - R_4$

$R_{17} = R_{15} - R_{14}$

$R_{19} = R_{15} * R_{15}$

$R_9 = R_7 * R_7$

ILP =  $6/3 = 2$  better than 1 and 1.5

Larger window gives more opportunities

But what limits the window?



# Impact of registers on ILP

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(R_0) = R_2$$

$$R_1 = 16(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$32(R_0) = R_2$$

When only 4 registers available

ILP =



NYU

TANDON SCHOOL  
OF ENGINEERING



# Impact of registers on ILP

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(R_0) = R_2$$

$$R_1 = 16(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$32(R_0) = R_2$$

When only 4 registers available

$$ILP = \#inst/\#cycles = 8/8 = 1$$



NYU

TANDON SCHOOL  
OF ENGINEERING

# Impact of registers on ILP

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(R_0) = R_2$$

$$R_1 = 16(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$32(R_0) = R_2$$

When more (**8**) registers available,  
rewrite code to improve ILP

ILP =



NYU

TANDON SCHOOL  
OF ENGINEERING

# Impact of registers on ILP

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(R_0) = R_2$$

$$R_5 = 16(R_0)$$

$$R_6 = R_5 - 5$$

$$R_7 = R_5 * R_6$$

$$32(R_0) = R_7$$

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(R_0) = R_2$$

$$R_5 = 16(R_0)$$

$$R_6 = R_5 - 5$$

$$R_7 = R_5 * R_6$$

$$32(R_0) = R_7$$

When more (8)  
registers available,  
rewrite code to  
improve ILP

$$ILP = \#inst / \# cycles = 8/4 = 2!$$



# Step 2: Execute nodes!

When can an instruction execute?

- All source operands are ready
- Execution unit available
- Destination is ready (to be written)

This is dynamic scheduling,  
we no longer follow the program order of instructions,  
instead use data flow to execute computation

Dynamic scheduling enables Out-of-Order execution



NYU

TANDON SCHOOL  
OF ENGINEERING

# Step 3: Inform dependent instructions

When can an instruction execute?

- All source operands are ready
- Last “job” of instruction is to update following instructions waiting on its output

What it looks like:

Decode and “Issue” instructions in-order

Execute them out-of-order

Update out-of-order



NYU

TANDON SCHOOL  
OF ENGINEERING

# Tomasulo's algorithm



**NYU**

**TANDON SCHOOL  
OF ENGINEERING**

# Hardware dynamic scheduling

Enables OoO execution and allows OoO completion

All instructions pass through issue stage in order (**in-order issue**)

Split ID stage of pipeline into **2** stages:

- 1) Decode instructions, check for structural hazards
- 2) Wait until no data hazards, then read operands



# Dynamic scheduling with Tomasulo's algorithm

Invented for IBM 360!

Goal: High performance **without special compilers**

Problem: small number of floating-point registers (only 4 in 360)

prevented interesting compiler scheduling (recall example)

- Made Tomasulo think more effective registers—register renaming!

This was invented in 1966.. Why's it one of the core things you're learning?

Ideas are still used!



NYU

TANDON SCHOOL  
OF ENGINEERING



# Tomasulo's Algorithm

Control and buffers distributed with Function Units (FU)

FU buffers called “**reservation stations**” (RS)  
have pending operands

Registers in instructions replaced by values or pointers to reservation stations  
Form of **register renaming**

Avoids WAR and WAW hazards

More RS than architectural registers,  
can do optimizations compilers can't

Results to FU from RS, not registers, over **Common Data Bus**  
that broadcasts results to all FUs


Load and Stores treated as FUs with RSs as well




**NYU**

TANDON SCHOOL  
OF ENGINEERING

# Tomasulo's Organization



Example:  $X = Y + Z$ ;  $A = B * C$



In-order instruction issuing	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2
$R_1 \leftarrow (Y)$	F	D	I	E	E	E	W															
$R_2 \leftarrow (Z)$		F	D	I	E	E	E	W														
$R_3 \leftarrow (R_1) + (R_2)$			F	D	*	*	I	E	E	E	W											
$X \leftarrow (R_3)$				F	*	*	D	*	*	I	E	E	E	W								
$R_4 \leftarrow (B)$							F	*	*	D	I	E	E	E	W							
$R_5 \leftarrow (C)$										F	D	I	E	E	E	W						
$R_6 \leftarrow (R_4) \times (R_5)$											F	D	*	*	I	E	E	E	W			
$A \leftarrow (R_6)$												F	*	*	D	*	*	I	E	E	E	W



# Dynamic Scheduling - Tomasulo's Algorithm

Assume: Two LOADs can overlap

$X = Y + Z$   
 $A = B * C$

Minimum register code	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8
$R_1 \leftarrow (Y)$	F	D	I	E	E	E	W											
$R_2 \leftarrow (Z)$		F	D	I	E	E	E	W										
$R_3 \leftarrow (R_1) + (R_2)$			F	D	I	*	*	E	E	E	W							
$X \leftarrow (R_3)$				F	D	I	*	*	*	*	E	E	E	W				
$R_1 \leftarrow (B)$					F	D	I	E	E	E	W							
$R_2 \leftarrow (C)$						F	D	I	E	E	E	W						
$R_3 \leftarrow (R_1) \times (R_2)$							F	D	I	*	*	E	E	E	W			
$A \leftarrow (R_3)$								F	D	I	*	*	*	*	E	E	E	W

- 18 vs. 22 cycles even with only 3 registers
- No structural hazards, only data hazards

Source: J. Smith, IEEE  
 Computer, July 1989.



NYU

TANDON SCHOOL  
 OF ENGINEERING

# Reservation Station Components

**Op**: Operation to perform in the unit (e.g., ADD)

**V<sub>j</sub>, V<sub>k</sub>**: **Value** of Source operands

- Store buffers has V<sub>j</sub> field, result to be stored

**Q<sub>j</sub>, Q<sub>k</sub>**: Reservation stations **producing** source registers  
(Values to be written)

- Note; Q<sub>j</sub>, Q<sub>k</sub> == 0 => ready
- Store buffers only have Q<sub>j</sub> for RS producing result

**Busy**: Indicates reservation station or FU is busy

**Register result status**: Indicates which functional unit will write each (architectural) register, if one exists  
Blank when no pending instructions that will write that register.



# Three Phases of Tomasulo's Algorithm

1. **Issue:** Get instruction from Op Queue  
If reservation station free (no structural hazard),  
Control issues instruction & gets operands (renames registers!)
2. **Execute:** Operate on operands (EX)  
When both operands ready, execute  
If not ready, watch Common Data Bus (CDB) for result
3. **Write result:** finish execution (WB)  
Write on CDB to all awaiting units; mark RS available



# Common Data Bus (CDB)

“Normal” data bus: data + destination

Think about mail

“Go to” bus

Common data bus: data + **source**

“Come from” bus

Data + Tag for Functional Unit **source** address

Does a broadcast

Write if matches expected Functional Unit (produces result)


What does this  
remind you of?



NYU

TANDON SCHOOL  
OF ENGINEERING

# Tomasulo's Organization



NYU

TANDON SCHOOL  
OF ENGINEERING



# Example 1!

Speed of operations:

2 cycles floating point ADD, SUB, and LOAD

10 cycles for MULT

40 cycles for DIV

NOTE:

We didn't cover floating point (FP) in class.

Basically works the same as Integer instructions



NYU

TANDON SCHOOL  
OF ENGINEERING



# Tomasulo Example Cycle 1

## Instruction status:

				Exec	Write
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result
LD	F6	34+	R2	1	
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

	Busy	Address
Load1	Yes	34+R2
Load2	No	
Load3	No	

## Reservation Stations:

<i>ion Stations:</i>				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1				Load1					



# Tomasulo Example Cycle 2

## Instruction status:

Instruction		<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result
LD	F6	34+	R2	1		
LD	F2	45+	R3	2		
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

	Busy	Address
Load1	Yes	34+R2
Load2	Yes	45+R3
Load3	No	

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2		Load2							
				Load1					

Note: Can have multiple loads outstanding



NYU

TANDON SCHOOL  
OF ENGINEERING

# Tomasulo Example Cycle 3

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3		Load1	Yes 34+R2
LD	F2	45+	R3	2			Load2	Yes 45+R3
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

## Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	FU	Mult1	Load2		Load1					

- Note: MULT issued; registers names are removed ("renamed") in Reservation Stations
- Load1 completing; what is waiting for Load1?



# Tomasulo Example Cycle 4

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Load1	Busy	Address
LD	F6	34+	R2	1	3	4	No	
LD	F2	45+	R3	2	4		Yes	45+R3
MULTD	F0	F2	F4	3			No	
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Oj</i>	RS <i>Ok</i>
	Add1	Yes	SUBD	M(A1)			Load2
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	Mult1	Load2		M(A1)	Add1				

- Load2 completing; what is waiting for Load2?



# Tomasulo Example Cycle 5

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
<b>LD</b>	<b>F2</b>	<b>45+</b>	<b>R3</b>	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
2	Add1	Yes	SUBD	M(A1)	<b>M(A2)</b>		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	<b>M(A2)</b>	R(F4)		
	Mult2	Yes	DIVD		R(F6)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	FU								
	Mult1	<b>M(A2)</b>				Add1	Mult2		

- Timer starts down for Add1, Mult1



# Tomasulo Example Cycle 6

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
<b>LD</b>	<b>F2</b>	<b>45+</b>	<b>R3</b>	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		R(F2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		R(F6)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU								
	Mult1			Add2	Add1	Mult2			

- Issue ADDD here despite name dependency on F6?





# Tomasulo Example Cycle 7

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
<b>LD</b>	<b>F2</b>	<b>45+</b>	<b>R3</b>	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		R(F6)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU								
	Mult1			Add2	Add1	Mult2			

- Add1 (SUBD) completing; what is waiting for it?



# Tomasulo Example Cycle 8

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		R(F6)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8									
FU	Mult1			Add2	(M-M)	Mult2			



# Tomasulo Example Cycle 11

## Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

## Reservation Stations:

ion Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		R(F6)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	FU			Mult1	(M-M+M)	Mult2			

- Write result of ADDD here?
- All quick instructions complete in this cycle!



# Tomasulo Example Cycle 15

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		R(F6)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU								
	Mult1					Mult2			

- Mult1 (MULTD) completing; what is waiting for it?



# Tomasulo Example Cycle 16

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	R(F6)		

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	M*F4				Mult2			

- Just waiting for Mult2 (DIVD) to complete



# Tomasulo Example Cycle 56

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		
LD	F6	34+	R2	1	3	4	Load1	Busy
LD	F2	45+	R3	2	4	5	Load2	Address
MULTD	F0	F2	F4	3	15	16	Load3	
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56			
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	R(F6)		

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	FU <span>Mult2</span>								

- Mult2 (DIVD) is completing; what is waiting for it?



# Tomasulo Example Cycle 57

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Load1	Busy	Address
LD	F6	34+	R2	1	3	4	No	
LD	F2	45+	R3	2	4	5	No	
MULTD	F0	F2	F4	3	15	16	No	
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	R(F6)		

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	FU <span style="color: green;">Result</span>								

- Once again:  
In-order issue,  
out-of-order execution,  
out-of-order completion



# Tomasulo Drawbacks

## High Complexity

Many associative stores (CDB) at high speed  
limits performance on that of CDB

- Each CDB must go to multiple functional units => Lots of wires
- Number of functional units that can complete per cycle limited to one!
- Multiple CDBs => more FU logic for parallel stores





# Tomasulo Loop Example (2)

```
Loop:    LD      F0    0    R1
          MULTD   F4    F0   F2
          SD      F4    0    R1
          SUBI    R1    R1   #8
          BNEZ    R1    Loop
```

This time assume Multiply takes 4 clocks

Assume: **1st** load takes 8 clocks (L1 cache miss), **2nd** load takes 4 clocks (hit)

To be clear, will show clocks for SUBI, BNEZ

- Reality: integer instructions ahead of FP Instructions

Show 2 iterations of loop



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example

**Instruction status:**

**Exec Write**

Iteration  
Count

ITER	Instruction		j	k	Issue CompResult
1	LD	F0	0	R1	
1	MULTD	F4	F0	F2	
1	SD	F4	0	R1	
2	LD	F0	0	R1	
2	MULTD	F4	F0	F2	
2	SD	F4	0	R1	

	Busy	Addr	Fu
Load1	No		
Load2	No		
Load3	No		
Store1	No		
Store2	No		
Store3	No		

Added  
Store Buffers

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Code:

```
LD      F0      0      R1
MULTD   F4      F0     F2
SD       F4      0      R1
SUBI    R1      R1     #8
BNEZ    R1      Loop
```

Instruction Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
0	80									

Value of Register used for address, iteration control



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 1

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
							Load2	No	
							Load3	No	
							Store1	No	
							Store2	No	
							Store3	No	

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk	Code:
	Add1	No						LD
	Add2	No						MULTD
	Add3	No						SD
	Mult1	No						SUBI
	Mult2	No						BNEZ

F0	0	R1
F4	F0	F2
F4	0	R1
R1	R1	#8
R1	Loop	

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Load1								



**NYU**

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 2

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Yes	80	
1	MULTD	F4	F0	F2	2	No		
						No		
						No		
						No		
						No		
						No		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2 ←
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd			R(F2)	Load1	SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1	Mult1						



**NYU**

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 3

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	No	
						Store1	Yes	80
						Store2	No	
						Store3	No	
								Mult1

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS	Code:
				Vj	Vk	Qj	Qk	
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd					R1
	Mult2	No						F2
								SD
								F4
								0
								R1
								#8
								BNEZ
								R1
								Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
3	80	Fu	Load1	Mult1						

Implicit renaming sets up data flow graph



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 4

**Instruction status:**

**Exec Write**

ITER	Instruction		j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	No	
								Store1	Yes	80
								Store2	No	Mult1
								Store3	No	

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

Dispatching SUBI Instruction (not in FP queue)



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 5

**Instruction status:**

**Exec Write**

ITER	Instruction		j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
							Store1	Yes	80
							Store2	No	Mult1
							Store3	No	

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	Load1		Mult1						

And, BNEZ instruction (not in FP queue)



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 6

**Instruction status:**

**Exec Write**

ITER	Instruction		j	k	Issue CompResult
1	LD	F0	0	R1	1
1	MULTD	F4	F0	F2	2
1	SD	F4	0	R1	3
2	LD	F0	0	R1	6

	Busy	Addr	Fu
Load1	Yes	80	
Load2	Yes	72	
Load3	No		
Store1	Yes	80	Mult1
Store2	No		
Store3	No		

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	Multd		R(F2)	Load1	
	Mult2	No					

**Code:**

LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Load2								

Fo never sees Load from location 80; no WAW



**NYU**

TANDON SCHOOL  
OF ENGINEERING



# Loop Example Cycle 7

**Instruction status:**

**Exec Write**

ITER Instruction			j	k	Issue CompResult		Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80	Mult1
1	MULTD	F4	F0	F2	2	Load2	Yes	72	
1	SD	F4	0	R1	3	Load3	No		
2	LD	F0	0	R1	6	Store1	Yes	80	
2	MULTD	F4	F0	F2	7	Store2	No		
						Store3	No		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2 ←
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2	Mult2						

Register file completely detached from computation  
First and Second iteration completely overlapped



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 8

**Instruction status:**

**Exec Write**

ITER	Instruction		j	k	Issue CompResult
1	LD	F0	0	R1	1
1	MULTD	F4	F0	F2	2
1	SD	F4	0	R1	3
2	LD	F0	0	R1	6
2	MULTD	F4	F0	F2	7
2	SD	F4	0	R1	8

	Busy	Addr	Fu
Load1	Yes	80	
Load2	Yes	72	
Load3	No		
Store1	Yes	80	Mult1
Store2	Yes	72	Mult2
Store3	No		

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	Multd		R(F2)	Load1	
	Mult2	Yes	Multd		R(F2)	Load2	

**Code:**

LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

**Register result status**

Clock	R1		F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2		Mult2						



**NYU**

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 9

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	9		
1	MULTD	F4	F0	F2	2			
1	SD	F4	0	R1	3			
2	LD	F0	0	R1	6			
2	MULTD	F4	F0	F2	7			
2	SD	F4	0	R1	8			
Load1	Yes	80						
Load2	Yes	72						
Load3	No							
Store1	Yes	80	Mult1					
Store2	Yes	72	Mult2					
Store3	No							

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd	R(F2)	Load1			R1
	Mult2	Yes	Multd	R(F2)	Load2			F2
								SD
								F4
								0
								R1
								SUBI
								R1
								R1
								#8
								BNEZ
								Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

Load1 completing: who is waiting? Note: Dispatching SUBI



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 10

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6	10	Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	
									Mult1
									Mult2

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	RS	RS	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
4	Mult1	Yes	Multd	M[80]	R(F2)			R1
	Mult2	Yes	Multd		R(F2)	Load2		F2
								SD
								F4
								0
								R1
								#8
								BNEZ
								R1
								Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Load2	Mult2							

Load2 completing: who is waiting? Note: Dispatching BNEZ



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 11

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Load3		Mult2						

Next load in sequence



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 12

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2 ←
	Add3	No						SD F4 0 R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						



**NYU**

TANDON SCHOOL  
OF ENGINEERING

Why not issue third multiply?

# Loop Example Cycle 13

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
1	Mult1	Yes	Multd	M[80]	R(F2)			R1
2	Mult2	Yes	Multd	M[72]	R(F2)			F2

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

Why not issue third store?



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 14

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14		Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
0	Mult1	Yes	Multd	M[80]	R(F2)			R1
1	Mult2	Yes	Multd	M[72]	R(F2)			F2

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

Mult1 completing. Who is waiting?



NYU

TANDON SCHOOL  
OF ENGINEERING



# Loop Example Cycle 15

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7	15		Store2	Yes
2	SD	F4	0	R1	8			Store3	No
									[80]*R2
									Mult2

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	No						R1
0	Mult2	Yes	Multd	M[72]	R(F2)			MULTD
								F4
								F0
								0
								R1
								SUBI
								R1
								R1
								#8
								BNEZ
								Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Load3	Mult2							

Mult2 completing. Who is waiting?



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 16

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes
2	SD	F4	0	R1	8			Store3	No

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
4	Mult1	Yes	Multd					R1
	Mult2	No						F2

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	Fu	Load3	Mult1						



NYU

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 17

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes
2	SD	F4	0	R1	8			Store3	Yes
									[80]*R2
									[72]*R2
									Mult1

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd					R1
	Mult2	No						F2
								SD
								F4
								0
								R1
								#8
								Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64	Fu	Load3	Mult1						



**NYU**

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 18

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18		Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes 64 Mult1

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	Load3		Mult1					



**NYU**

TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 19

**Instruction status:**

**Exec Write**

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18	19	Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	No
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes
2	SD	F4	0	R1	8	19		Store3	Yes

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd		R(F2)	Load3		R1
	Mult2	No						F2
								SD
								F4
								0
								R1
								SUBI
								R1
								#8
								BNEZ
								R1
								Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
19	56	Fu	Load3	Mult1						



**NYU**


TANDON SCHOOL  
OF ENGINEERING

# Loop Example Cycle 20

**Instruction status:**

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	Yes	56
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	No	
2	SD	F4	0	R1	8	19	20	Store3	Yes	64
										Mult1

**Reservation Stations:**

<i>Reservation Stations:</i>				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>					
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	Yes	Multd					SUBI	R1	R1	#8	
	Mult2	No						BNEZ	R1	Loop		

**Register result status**

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
20	56	<i>Fu</i>	Load1		Mult1						

- In-order issue, out-of-order execution & completion across loop iterations



NYU

TANDON SCHOOL  
OF ENGINEERING

# Why can Tomasulo overlap iterations of loops?

## Register renaming

- Multiple iterations use different destinations for registers via renaming (dynamic loop unrolling)

## Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers - totally avoiding the WAR stall

## Other perspective:

Tomasulo building data flow dependency graph on the fly



NYU

TANDON SCHOOL  
OF ENGINEERING

# Summary: Tomasulo's scheme offers two major advantages

## 1. The distribution of the hazard detection logic

- Distributed reservation stations and the CDB
- If multiple instructions waiting on single result, & each instruction has the other operand, then instructions can be released simultaneously by broadcast on CDB
- If a centralized register file were used, the units would have to read their results from the registers when register buses are available

## 2. The elimination of stalls for WAW and WAR hazards

