Out-of-Order Execution

Computer Architecture ECE 6913

Brandon Reagen



Announcements

- 1) Exam
 - 1) Good job on Q1
 - 2) Mean: 73, Median: 79, Max: 94
 - 3) TAs spent a ton of time grading, if you have questions reach out!
- 2) Lab3
 - 1) Posted. Should be easier than Lab2, but don't procrastinate!
- 3) Today: Dynamic Scheduling and OoO




Dynamic scheduling



Problem 1

lw	\$10,	20(\$1)
sub	\$11,	\$2, \$3
add	\$12,	\$3, \$4
lw	\$13,	24(\$1)
add	\$14,	\$5, \$6







Problem 2: Unnecessary stalls (causes underutilization)

Add r3, r2, r1

Lw r_2 , $o(r_0)$

Sub r4, r2, r1

Add r6, r7, r8

CPI?

5/4 = 1.25

Add r3, r2, r1

Lw r2, o(ro)

Add r6, r7, r8

Sub r4, r2, r1

CPI?

4/4 = 1.0!

Same functionality, better performance!

Solution: Data flow!

a := x + y $b := a \times a$ c := 4 - a

Memory

How are we going to do the conversion?

uArch tricks!

Instructions dependent, even if results aren't.

This is how you write programs

It's very restrictive




Figure 2. A comparison of control flow and dataflow programs. On the left a control flow program for a computer with memory-to-memory instructions. The arcs point to the locations of data that are to be used or created. Control flow arcs are indicated with dashed arrows; usually most of them are implicit. In the equivalent dataflow program on the right only one memory is involved. Each instruction contains pointers to all instructions that consume its results.

Only tracks real dependencies. "Which instructions need what I'm computing?"

This is what OoO machines do!

What can we say about these two?

Parallel instructions



OF ENGINEERING

Instruction-Level Parallelism (ILP)

Fine-grained parallelism

A measure of inter-instruction dependency in an app

- ILP assumes a unit-cycle operation, infinite resources, prefect frontend
 - Theoretically, how many instructions could I process per cycle?
- ILP != IPC
- IPC = # instructions / # cycles
- ILP is the upper bound of IPC

Enabled and improved by RISC

- More ILP of RISC over CISC does not imply a better overall performance
 - CISC can be implemented like RISC

Limited by dependencies



Back to hazards...

Data: There's more!

- RAW: Read-After-Write

- WAW: Write-After-Write

- WAR: Write-After-Read

Why am I just telling you this now?

When we dynamically schedule, the program order is broken.


Must guarantee there are no artifacts!

Hazards limit ILP.

WAW:

Add r2, r2, r2 sub r2, r2, r2

WAR:





True/False dependencies and ILP

True dependency forces "sequentiality"

$$ILP = 3/3 = 1$$

c1=i1: load r2, (r12)

c2=i2: addi r1, r2, 9

c3=i3: mul r2, r5, r6

False dependency removed

$$ILP = 3/2 = 1.5$$

ii: load r2, (r12)

i2: addi r1, r2, 9

i3: mul r8, r5, r6



c1: load r2, (r12)

c2: addi r1, r2, 9 mul r8, r5, r6



Exploiting ILP

- Control speculation

Branch prediction!

Need a lot of instructions to look at

- Dynamic scheduling

Reschedule program ordering of instructions

Can't know everything at compile time

- Register renaming

Break false dependencies


Use uArch to provide illusion of "more" registers...

- Memory disambiguation

How do we do this dynamic scheduling?



Step 1: Construct data flow graph





Step 1: Construct data flow graph

ii: $r_2 = 4(r_{22})$

i2: $r_{10} = 4(r_{25})$

 i_3 : $r_{10} = r_2 + r_{10}$

 i_4 : $4(r_26) = r_{10}$

is: $r_{14} = 8(r_{27})$

i6: r6 = (r22)

i7: r5 = (r23)

i8: r5 = r6 - r5

i9: r4 = r14 * r5

i10: r15 = 12(r27)

iii: r7 = 4(r22)


i12: r8 = 4(r23)

i13: r8 = r7 - r8

 i_{14} : $r_{8} = r_{15} r_{8}$

 i_{15} : $r_{8} = r_{4} - r_{8}$

 i_{16} : $(r_{28}) = r_{8}$



This is ideal. Why not possible?



ILP "Windows"

$$ILP = 1$$

$$R_5 = 8(R6)$$

$$R_5 = 8(R_6)$$

 $R_7 = R_5 - R_4$

$$R9 = R7 * R7$$

$$R_{15} = 16(R_6)$$

$$R_{17} = R_{15} - R_{14}$$

$$ILP = ?$$

ILP = 1.5

Bigger window

$$R_5 = 8(R_6)$$
 $R_7 = R_5 - R_4$
 $R_9 = R_7 * R_7$
 $R_{15} = 16(R_6)$
 $R_{17} = R_{15} - R_{14}$
 $R_{19} = R_{15} * R_{15}$

Bigger => better ILP!

C1:
$$R_5 = 8(R_6)$$
 $R_{15} = 16(R_6)$ $R_{17} = R_{15} - R_{14}$ $R_{19} = R_{15} * R_{15}$ $R_{9} = R_{7} * R_{7}$

ILP = 6/3 = 2 better than 1 and 1.5 Larger window gives more opportunities But what limits the window?

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(Ro) = R2$$

$$R_1 = 16(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$32(Ro) = R2$$

When only 4 registers available

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(Ro) = R2$$

$$R_1 = 16(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$32(Ro) = R2$$

When only 4 registers available

$$ILP = \#inst/\#cycles = 8/8 = 1$$

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(Ro) = R2$$

$$R_1 = 16(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$32(Ro) = R2$$

When more (8) registers available, rewrite code to improve ILP

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(Ro) = R2$$

$$R_5 = 16(R_0)$$

$$R6 = R5 - 5$$

$$R_7 = R_5 * R_6$$

$$32(Ro) = R7$$

$$R_1 = 8(R_0)$$

$$R_3 = R_1 - 5$$

$$R_2 = R_1 * R_3$$

$$24(Ro) = R2$$

$$1 = 8(Ro)$$
 $R_5 = 16(Ro)$

$$R6 = R5 - 5$$

$$R7 = R5 * R6$$

$$32(Ro) = R7$$

When more (8)registers available, rewrite code to improve ILP

$$ILP = \#inst / \# cycles = 8/4 = 2!$$

Step 2: Execute nodes!

When can an instruction execute?

- All source operands are ready
- Execution unit available
- Destination is ready (to be written)

This is dynamic scheduling, we no longer follow the program order of instructions, instead use data flow to execute computation

Dynamic scheduling enables Out-of-Order execution



Step 3: Inform dependent instructions

When can an instruction execute?

- All source operands are ready
- Last "job" of instruction is to update following instructions waiting on its output

What it looks like:

Decode and "Issue" instructions in-order

Execute them out-of-order

Update out-of-order



Tomasulo's algorithm



Hardware dynamic scheduling

Enables OoO execution and allows OoO completion

All instructions pass through issue stage in order (in-order issue)

Split ID stage of pipeline into 2 stages:

- 1) Decode instructions, check for structural hazards
- 2) Wait until no data hazards, then read operands



Dynamic scheduling with Tomasulo's algorithm

Invented for IBM 360!

Goal: High performance without special compilers

Problem: small number of floating-point registers (only 4 in 360)

prevented interesting compiler scheduling (recall example)

- Made Tomasulo think more effective registers—register renaming!

This was invented in 1966.. Why's it one of the core things you're learning? Ideas are still used!



Tomasulo's Algorithm

Control and buffers distributed with Function Units (FU)

FU buffers called "reservation stations" (RS) have pending operands

Registers in instructions replaced by values or pointers to reservation stations Form of register renaming

Avoids WAR and WAW hazards


More RS than architectural registers, can do optimizations compilers can't

Results to FU from RS, not registers, over Common Data Bus that broadcasts results to all Fus

Load and Stores treated as FUs with RSs as well




Tomasulo's Organization





Example: X = Y + Z; A = B * C



In-order instruction issuing	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2
$R_1 \leftarrow (Y)$	F	D	Ī	E	E	E	W															
$R_2 \leftarrow (Z)$		F	D		E	E	Ш	W													-	
$R_3 \leftarrow (R_1) + (R_2)$			F	D	*	*	1	E	E	E	W											
$X \leftarrow (R_3)$				т	*	*	D	*	*	1	E	Ε	E	W		_						
$R_4 \leftarrow (B)$							F	*	*	D		E	E	E	W							
$R_{5} \leftarrow (C)$										F	D	Ī	E	E	E	W						
$R_6 \leftarrow (R_4) \times (R_5)$											F	D	*	*	1	E	E	E	W			
$A \leftarrow (R_6)$												F	*	*	D	*	*	1	E	E	E	W

Dynamic Scheduling - Tomasulo's Algorithm

Assume: Two LOADs can overlap

Χ	=	Υ	+	Z
Α	=	В	*	C

												_		_				
Minimum register code	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8
$R_1 \leftarrow (Y)$	F	D	I	E	ш	E	W											
$R_2 \leftarrow (Z)$		F	D	1	E	E	E	W										
$R_3 \leftarrow (R_1) + (R_2)$			F	D	I	*	*	E	E	ш	W							
$X \leftarrow (R_3)$				F	D	1	*	*	*	*	E	Ε	E	W				
$R_1 \leftarrow (B)$					F	D	I	E	E	E	W							
$R_2 \leftarrow (C)$						F	D	I	E	E	E	W						
$R_3 \leftarrow (R_1) \times (R_2)$							F	D		*	*	E	E	E	W			
$A \leftarrow (R_3)$								F	D	I	*	*	*	*	E	ш	E	W

- 18 vs. 22 cycles even with only 3 registers
- No structural hazards, only data hazards



Source: J. Smith, IEEE Computer, July 1989.

Reservation Station Components

Op: Operation to perform in the unit (e.g., ADD)

Vj, Vk: Value of Source operands

- Store buffers has Vj field, result to be stored
- Qj, Qk: Reservation stations producing source registers (Values to be written)
 - Note; Qj, Qk == o => ready
 - Store buffers only have Qj for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status: Indicates which functional unit will write each (architectural) register, if one exists
Blank when no pending instructions that will write that register.



Three Phases of Tomasulo's Algorithm

- Issue: Get instruction from Op Queue
 If reservation station free (no structural hazard),
 Control issues instruction & gets operands (renames registers!)
- 2. Execute: Operate on operands (EX)
 When both operands ready, execute
 If not ready, watch Common Data Bus (CDB) for result
- 3. Write result: finish execution (WB)
 Write on CDB to all awaiting units; mark RS available



Common Data Bus (CDB)

```
"Normal" data bus: data + destination
Think about mail
"Go to" bus
```

Common data bus: data + source

"Come from" bus

Data + Tag for Functional Unit source address


Does a broadcast

What does this remind you of?

Write if matches expected Functional Unit (produces result)



Tomasulo's Organization





Example 1!


```
Speed of operations:
2 cycles floating point ADD, SUB, and LOAD
10 cycles for MULT
40 cycles for DIV
```

NOTE:

We didn't cover floating point (FP) in class. Basically works the same as Integer instructions




Instruction stream Tomasulo Example




Clock cycle counter




Tomasulo Example Cycle 1



Tomasulo Example Cycle 2






Register result status:

Note: MULT issued;
 registers names are removed ("renamed") in Reservation Stations



Load1 completing; what is waiting for Load1?





· Load2 completing; what is waiting for Load2?

Instruction	on stat	tus:			Exec	Write				
Instruction	n	j	\boldsymbol{k}	Issue	Comp	Result		_	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2							
Reservat	ion St	ations	:		<i>S1</i>	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk		
	2	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	No							
		Add3	No							
	10	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD '		R(F6)	Mult1			

Register result status:

 Clock
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 5
 FU
 Mult1
 M(A2)
 Add1
 Mult2



Instructio	on stat	tus:			Exec	Write				
Instructio	n	j	\boldsymbol{k}	Issue	Comp	Result		_	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6						
Reservat	ion St	ations	:		<i>S1</i>	<i>S2</i>	RS	RS		
	Time	Name	Busy	O p	Vj	Vk	Qj	Qk		
	1	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		R(F2)	Add1			
		Add3	INO							
	9	Mult1	Yes	MULTD	M(A2)	R (F4)				
		Mult2	Yes	DIVD		R(F6)	Mult1			

Register result status:

Clock	_	F0	<i>F2</i>	F4	F6	F8	<i>F10</i>	<i>F12</i>	•••	F30
6	FU	Mult1			Add2	Add1	Mult2			



Instructio	on stat	tus:			Exec	Write				
Instructio	n	j	<i>k</i>	Issue	Comp	Result		_	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7					
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6						
Reservati	ion St	ations.	•		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk		
	0	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	8	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		R(F6)	Mult1			

Register result status:

Clock	_	F0	<i>F2</i>	F 4	<i>F6</i>	F8	F10	F12	•••	F30
7	FU	Mult1			Add2	Add1	Mult2			



Mult1

Instruction	on stat	tus:			Exec	Write						
Instruction	on	j	k	Issue	Comp	Result		_	Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservat	ion St	ations	:		<i>S1</i>	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	2	Add1 Add2 Add3	No Yes No	ADDD	(M-M)	M(A2)						
	7	Mult1	Yes	MULTD	M(A2)	R(F4)	M.,141					
		Mult2	Yes	DIVD		R(F6)	Mult1					
Register	result	status	:									
Clock				F0	<i>F2</i>	F 4	<i>F6</i>	F8	F10	F12	•••	F.

(M-M) Mult2

8

Instructio	on stai	tus:			Exec	Write				
Instructio	n	j	<i>k</i>	Issue	Comp	Result		_	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	ion St	ations.	•		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	4	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		R(F6)	Mult1			

Register result status:

Clock	_	F0	<i>F2</i>	F4	F6	<i>F8</i>	<i>F10</i>	<i>F12</i>	•••	F30
11	FU	Mult1			(M-M+M)		Mult2			

- · Write result of ADDD here?
- · All quick instructions complete in this cycle!



Instructio	on stat	tus:			Exec	Write						
Instructio	n	j	k	Issue	Comp	Result		_	Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3	15			Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservat	ion St	ations	•		<i>S1</i>	<i>S</i> 2	RS	RS				
	Time	Name	Busy	Ор	Vj	Vk	Q j	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD	M(A2)	R(F4)						
		Mult2	Yes	DIVD		R(F6)	Mult1					
Register	result	t status	•									
Clock				$F\theta$	<i>F2</i>	F4	F6	F8	F10	F12	•••	F30

Mult1



15

Mult1 (MULTD) completing;
 what is waiting for it?

Mult2

Instruction	on sta	tus:			Exec	Write						
Instructio	n	j	<i>k</i> _	Issue	Comp	Result		_	Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservat	ion St	ations	•		<i>S1</i>	<i>S2</i>	RS	RS				
	Time	Name	Busy	O p	Vj	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	R(F6)						
Register	result	t status	:			,						
Clock				F0	F2	F4	F6	F8	F10	F12	•••	F30
16			FU	M*F4					Mult2			



Instructio	on sta	tus:			Exec	Write				
Instructio	n	j	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5	56					
ADDD	F6	F8	F2	6	10	11				
Reservati	ion Si	tations	:		<i>S1</i>	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No	-						
		Add2	No							
		Add3	No							
		Mult1	No							
	0	Mult2	Yes	DIVD	M*F4	R(F6)				

Clock		F0	F2	F4	F6	F8	F10	F12	•••	F30
56	FU						Mult2			



 Mult2 (DIVD) is completing; what is waiting for it?



_	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

Time	Name	Busy	Ор	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Ves	DIVD	M*F4	R(F6)		

Register result status:

Clock	_	F0	<i>F2</i>	F4	F6	F8	F10	<i>F12</i>	•••	F30
56	FU						Result			

Once again:

In-order issue, out-of-order execution, out-of-order completion



Tomasulo Drawbacks

High Complexity

Many associative stores (CDB) at high speed limits performance on that of CDB

- Each CDB must go to multiple functional units => Lots of wires
- Number of functional units that can complete per cycle limited to one!
- Multiple CDBs => more FU logic for parallel stores



Tomasulo Loop Example (2)

```
F0
                              R1
Loop:
          LD
                       FO
                             F2
                    F4
          MULTD
                             R1
          SD
                    F4
                    R1 R1
                              #8
          SUBI
          BNEZ
                    R1
                         Loop
```

This time assume Multiply takes 4 clocks

Assume: 1st load takes 8 clocks (L1 cache miss), 2nd load takes 4 clocks (hit)


To be clear, will show clocks for SUBI, BNEZ

- Reality: integer instructions ahead of FP Instructions


Show 2 iterations of loop

TANDON SCHOOL


Loop Example







Instructi	on statu	is:				Exec	Write				
ITER	Instruc	tion	\boldsymbol{j}	\boldsymbol{k}	Issue	Comp	<u>Result</u>	_	Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
								Load3	No		
								Store1	No		
								Store2	No		
								Store3	No		
Reservat	ion Stat	tions:		S1	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	<u>Q</u> k	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	V443	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R (F 2)	Load1		SUBI	R1	R 1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result s	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
2	80	Fu	Load1		Mult1						





Instructi	on statu	s:				Exec	Write				
ITER	Instruct	tion	j	\boldsymbol{k}	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R 1	3			Load3	No		
								Store1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	ion Stat	ions:		<i>S1</i>	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	F4	F6	F8	<i>F10</i>	F12	•••	F30
4	80	Fu	Load1		Mult1						

	•			•		•					
Instructi	ion statu	s:				Exec	Write				
ITER	Instruct	tion	j	\boldsymbol{k}	Issue	Comp	Result	:	Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R 1	3			Load3	No		
								Store1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	tion Stat	ions:		S1	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	<u>Q</u> j	<u>Q</u> k	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1	-	SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	4
Register	result si	tatus									
Clock	R1	_	F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
5	72	Fu	Load1		Mult1						
-											

Instructi	ion statu	s:		-		Exec	Write				
ITER	Instruct	tion	$oldsymbol{j}$	\boldsymbol{k}	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1			Lnad1	Ves	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R 1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	tion Stat	ions:		S 1	<i>S2</i>	RS	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1 💳
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	F4	<i>F6</i>	<i>F8</i>	F10	<i>F12</i>	•••	<i>F30</i>
6	72	Fu	Load2		Mult1						




Instructi	on statu	s:				Exec	Write				
ITER	Instruct	tion	\boldsymbol{j}	k	Issue	Comp	<u>Result</u>		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	No		
								Store3	No		
Reservat	ion Stat	ions:		S1	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2 —
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R 1	Loop	
Register	result si	tatus						,			
Clock	R1	_	F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
7	72	Fu	Load2		Mult2						



Instructi	on statu	s:				Exec	Write				
ITER	Instruct	tion	$oldsymbol{j}$	\boldsymbol{k}	Issue	Compl	<u>Resul</u> t	_	Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R 1	3			Load3	No /		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Xes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:		S 1	<i>S2</i>	RS	RS				
Time	Name	Busy	Op	Vj	Vk	Q j	Qk	Ccae:			
	Add1	No						1/0	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R (F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	F10	<i>F12</i>	•••	<i>F30</i>
8	72	Fu	Load2		Mult2						

Instructi	on statu	s:		-		Exec	Write				
ITER	Instruct	tion	j	k	Issue	Comp	<u>Result</u>	: _	Busy	Addr	Fu
1	LD	F0	0	R1	1	9		Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stat	ions:		S1	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	<u>Q</u> j	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R (F2)	Load1		SUBI	R 1	R1	#8
	Mult2	Yes	Multd		R (F2)	Load2		BNEZ	R 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	F4	<i>F6</i>	<i>F8</i>	F10	F12	•••	F30
9	72	Fu	Load2		Mult2						







Instructi	on statu	S:				Exec	Write				
ITER	Instruct	tion	j	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R 1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	$\mathbf{F0}$	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R 1	8			Store3	No		
Reservat	tion Stat	ions:		<i>S1</i>	<i>S2</i>	RS	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	<u>Q</u> k	Code:			
	Add1	No						LD	$\mathbf{F0}$	0	R1 🕶
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
4	Mult2	Yes	Multo	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
11	64	Fu	Load3		Mult2						

Instructi	ion statu	s:				Exec	Write				
ITER	Instruct	ion	j	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:		<i>S1</i>	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	<u>Q</u> k	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R 1	R1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R 1	Loop	
Register	result st	tatus									
Clock	R1	ı	F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
12	64	Fu	Load3		Mult2						

Instructi	ion statu	s:				Exec	Write				
ITER Instruction			j	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:		S 1	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	<u>Q</u> k	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R 1	R1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R 1	Loop	
Register	result si	tatus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
13	64	Fu	Load3		Mult2						

Instructi	ion statu	s:				Exec	Write				
ITER	Instruct	tion	j	k	Issue	Comp	<u>Result</u>	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14		Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:		S 1	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	<u>Q</u> k	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R 1	R1	#8
1	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	F 4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
14	64	Fu	Load3		Mult2						


Instructi	ion statu	is:				Exec	Write				
ITER	Instruc	tion	j	k <u>Issue CompResult</u>				_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R 1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:		S 1	<i>S2</i>	RS	RS				
Time	Name	Busy	O p	Vj	Vk	Qj	<u>Q</u> k	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R 1	Loop	
Register	result s	tatus									
Clock	R1		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
15	64	Fu	Load3		Mult2						

•			•		•					
Instruction statu	is:				Exec	Write				
ITER Instruc	j	\boldsymbol{k}	Issue	Comp	Result	Busy Addi			Fu	
1 LD	F0	0	R1	1	9	10	Load1	No		
1 MULTI) F4	F0	F2	2	14	15	Load2	No		
1 SD	F4	0	R1	3			Load3	Yes	64	
2 LD	F0	0	R1	6	10	11	Store1	Yes	80	
2 MULTI) F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R
2 SD	F4	0	R1	8			Store3	No		
Reservation Sta	tions:		S 1	<i>S</i> 2	RS	RS				
Time Name	Busy	Ор	Vj	Vk	<u>Q</u> j	Qk	Code:			
Add1	No						LD	F0	0	R1
Add2	No						MULTD	F4	F0	F2
Add3	No						SD	F4	0	R 1
4 Mult1	Yes	Multd		R(F2)	Load3	;	SUBI	R1	R1	#8
Mult2	No						BNEZ	R1	Loop	
Register result s	tatus									
Clock R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	F10	F12	•••	F30
16 64	Fu	Load3		Mult1						

Instructi	ion statu	s:				Exec	Write				
ITER	Instruct	tion	j	k	Issue	Comp	<u>Result</u>	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	tion Stat	ions:		S1	<i>S</i> 2	RS	RS				
Time	Name _	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3	,	SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
17	64	Fu	Load3		Mult1						

Instructi	on statu	s:				Exec	Write				
ITER	Instruct	tion	j	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18		Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	tion Stat	ions:		S 1	<i>S2</i>	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	<u>Q</u> j	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R 1	R 1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
18	64	Fu	Load3		Mult1						

Instructi	on statu	S:		_		Exec	Write				
	Instruct		j	k			Result		Busv	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No]
1	MULTD		F0	F2	2	14	15	Load2			
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R
2	SD	F4	0	R 1	8	19		Store3	Yes	64	Mult1
Reservat	tion Stat	ions:		S1	<i>S</i> 2	RS	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R 1	R 1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	F10	F12	•••	F30
19	56	Fu	Load3		Mult1						





 In-order issue, out-of-order execution & completion across loop iterations

Why can Tomasulo overlap iterations of loops?

Register renaming

- Multiple iterations use different destinations for registers via renaming (dynamic loop unrolling)

Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers totally avoiding the WAR stall

Other perspective:

Tomasulo building data flow dependency graph on the fly



Summary: Tomasulo's scheme offers two major advantages

- 1. The distribution of the hazard detection logic
 - Distributed reservation stations and the CDB
 - If multiple instructions waiting on single result, & each instruction has the other operand, then instructions can be released simultaneously by broadcast on CDB
 - If a centralized register file were used, the units would have to read their results from the registers when register buses are available
- 2. The elimination of stalls for WAW and WAR hazards

