# VE527: Assignment #3

Name: Chang Meng Student ID:118370910019

October 30, 2018

### 1 (8%) Static Timing Analysis: Basics


Which of the following statements about static timing analysis are correct?

- a) All nodes on the longest delay path from source to sink will have the worst case slack value.
- b) To find the worst paths in decreasing delay order, we can use an algorithm that is similar to maze routing by storing the partial paths in a heap, where the item with the most positive slack is always on the top.
- c) To find the longest path, we can simply enumerate ALL the source- to-sink paths in the delay graph. This is efficient enough since the paths will not be too many.
- d) A positive slact at a node means the node does not meet timing requirement, so it is always bad to see positive slack.
- e) Negative slack is always bad and indicates a timing problem.
- f) We may get a false longest path in static timing analysis because we ignore the logic of the circuit.

Answer: a), e) and f) are correct.

## 2 (45%) Static Timing Analysis


Consider the small logic network shown below. There are 6 primary inputs (PIs) labeled A, B, C, D, E, F. There is 1 primary output (PO) Z. There are 11 logic gates. There are 10 internal wires that represent gate outputs/inputs, labeled: w1, w2, ..., w10. The gate delay for each inverter is 2. The gate delay for each NAND2 is 3. Ignore delay for the wires. This logic operates on a clock with a cycle time = 15.



Draw the Delay Graph for this logic network, including one source and on sink node, and appropriate edges representing all the delays. Then, calculate the arrival time (AT), the required arrival time (RAT), and the slack for each node in the graph. Is there a timing violation? Report a longest path in the graph.

### Answer:

The Delay Graph is shown below:



The calculation process of AT is demonstrated in the following chart:

node	predecessors	AT
src	\	0
Α	src	0
В	src	0
С	src	0
D	src	0
E	src	0
F	src	0
w1	С	AT(C) + 2 = 2
w2	D	AT(D) + 2 = 2
w3	w1, w2	$max{AT(w1) + 3, AT(w2) + 3} = 5$
w4	A, B	$max{AT(A) + 3, AT(B) + 3} = 3$
w5	w3, E	$max{AT(w3) + 3, AT(E) + 3} = 8$
w6	F	AT(F) + 2 = 2
w7	w3, w4	$max{AT(w3) + 3, AT(w4) + 3} = 8$
w8	w5, w6	$max\{AT(w5) + 3, AT(w6) + 3\} = 11$
w9	w3, w4	$max{AT(w3) + 3, AT(w4) + 3} = 8$
w10	w7, w8	$max{AT(w7) + 3, AT(w8) + 3} = 14$
Z	w9, w10	$max{AT(w9) + 3, AT(w10) + 3} = 17$
snk	Z	17

The calculation process of RAT is demonstrated in the following chart:

1	<u> </u>	D ATT
node	successors	RAT
snk	\	15
Z	snk	15
w10	Z	RAT(Z) - 3 = 12
w9	Z	RAT(Z) - 3 = 12
w8	w10	RAT(w10) - 3 = 9
w7	w10	RAT(w10) - 3 = 9
w6	w8	RAT(w8) - 3 = 6
w5	w8	RAT(w8) - 3 = 6
w4	w7, w9	$min\{RAT(w7) - 3, RAT(w9) - 3\} = 6$
w3	w5, w7, w9	$min\{RAT(w5) - 3, RAT(w7) - 3, RAT(w9) - 3\} = 3$
w2	w3	RAT(w3) - 3 = 0
w1	w3	RAT(w3) - 3 = 0
Α	w4	RAT(w4) - 3 = 3
В	w4	RAT(w4) - 3 = 3
С	w1	RAT(w1) - 2 = -2
D	w2	RAT(w2) - 2 = -2
Е	w5	RAT(w5) - 3 = 3
F	w6	RAT(w6) - 2 = 4
src	A, B, C, D, E, F, G	$min\{RAT(A), RAT(B),, RAT(F)\} = -2$

The calculation process of slack is demonstrated in the following chart:

node	AT	RAT	slack
src	0	-2	-2
A	0	3	3
A B	0	3 3 -2 -2 3 4	3 3 -2 -2
C D	0	-2	-2
	0	-2	-2
Е	0	3	3
F	0	4	4
w1	2	0	-2
w2	2 5 3	0	-2 -2 3 -2
w3	5	3	-2
w4		6	3
w5	8	6	-2
w6	2	6	4 1 -2
w7	8	9	1
w8	11		-2
w9	8	12	4
w10	14	12	4 -2 -2
Z	17	15	-2
snk	17	15	-2

For nodes src, C, D, w1, w2, w3, w5, w8, w10, Z and snk, their slacks are negative, so there exists a timing violation.

Since all nodes on longest path have samve worst slack value, so one of the longest paths is:

## 3 (4%) Elmore Deley Analysis: Basics

Which of the following statements about Elmore delay analysis are correct?


- a) According to Elmore delay, the delay between the root node and a leaf node in an RC tree equals to the root node resistance times the downstream capacitance.
- b) Elmore delay is the most presice and accurate measure of the electrical delay through an RC network. Thus it is very popular.
- c) The capacitance of a metal wire is proportional to its width and its length.
- d) The resistance of a metal wire segment is proportional to its width and inversely proportional to its length.
- e) In a multi-point net, the Elmore delay from the root to each leaf is the same.

#### Answer:

c) is correct.

### 4 (43%) Elmore Delay Calculation

Consider a chip-level long interconnect wire shown in the figure below. The wire is a 4-point net: gate a drives the net; gates b, c, and d are driven by the net. The wire decomposes into 6 separate metal segments, with 3 internal nodes labels 1, 2 and 3 in the figure. The length of each wire is labeled next to each wire.



The table below further gives the detailed dimension of each wire segment (including the width).

Segment	Length L	Width W
a-1	1200	1
1-b	800	0.5
1-2	1600	1
2-3	600	0.5
3-c	600	0.5
3-d	1000	0.5

We further assume the following electrical parameters:

- Resistance of driver gate a: 500
- Capacitance of driver gates b, c, d:  $1 \times 10^{-7}$
- Resistance const  $r = \frac{\rho}{H} = 0.5$
- Capacitance const  $c = \frac{\epsilon}{d} = 1 \times 10^{-9}$

Don't worry about the units. Do the following:

- (a) (25%) Draw the RC tree model for this wire, including the effect from driver and driven gates.
- (b) (18%) Calculate the Elmore delay from the driver to each of the driven gates, i.e., the delay from a to b, the delay from a to c, and the delay from a to d.

Answer:

(a) Since we have:

$$R = \frac{rL}{W}$$
$$C = cWL$$


The capacitance and resistance of each segments are derived in the following table:

Segment	Length L	Width W	resistance	capacitance
a-1	1200	1	600	$1.2 \times 10^{-6}$
1-b	800	0.5	800	$4 \times 10^{-7}$
1-2	1600	1	800	$1.6 \times 10^{-6}$
2-3	600	0.5	600	$3 \times 10^{-7}$
3-c	600	0.5	600	$3 \times 10^{-7}$
3-d	1000	0.5	1000	$5 \times 10^{-7}$

The equivalent capacitance on each nodes is:

node	where the capacitance comes from	equivalent capacitance
a	segment a-1	$1.2 \times 10^{-6}/2 = 6 \times 10^{-7}$
1	segment a-1, 1-2 and 1-b	$(1.2 + 1.6 + 0.4) \times 10^{-6}/2 = 1.6 \times 10^{-6}$
2	segment 1-2 and 2-3	$(1.6+0.3) \times 10^{-7}/2 = 9.5 \times 10^{-7}$
3	segment 2-3, 3-d and 3-c	$(3+3+5) \times 10^{-7}/2 = 5.5 \times 10^{-7}$
Ъ	segment 1-b and gate b	$(4/2+1) \times 10^{-7} = 3 \times 10^{-7}$
С	segment 3-c and gate c	$(3/2+1) \times 10^{-7} = 2.5 \times 10^{-7}$
d	segment 3-d and gate d	$(5/2+1) \times 10^{-7} = 3.5 \times 10^{-7}$

The RC tree model for this wire is shown below:



(b)

The Elmore delay from a to b is:

$$\tau_{ab} = 800 \times 3 \times 10^{-7}$$

$$+ 600 \times (16 + 3 + 9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$+ 500 \times (6 + 16 + 3 + 9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$= 4.94 \times 10^{-3}$$

The Elmore delay from a to c is:

$$\tau_{ac} = 600 \times 2.5 \times 10^{-7}$$

$$+ 600 \times (5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$+ 800 \times (9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$+ 600 \times (16 + 3 + 9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$+ 500 \times (6 + 16 + 3 + 9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$= 7.22 \times 10^{-3}$$

The Elmore delay from a to d is:

$$\tau_{ad} = 1000 \times 3.5 \times 10^{-7}$$

$$+ 600 \times (5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$+ 800 \times (9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$+ 600 \times (16 + 3 + 9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$+ 500 \times (6 + 16 + 3 + 9.5 + 5.5 + 3.5 + 2.5) \times 10^{-7}$$

$$= 7.42 \times 10^{-3}$$