**VE527 Computer-Aided Design of Integrated Circuits**

**Written Assignment One Solution**

1. (6%) Technology Mapping: Basics

Which of the following statements are correct about technology mapping?

1. An asymmetric target gate will have more than one possible way for matching.
2. After technology mapping, the netlist is expressed in a set of pre-designed gates from a technology library, and it is technology dependent.
3. The tree-covering algorithm can be modified to minimize the total number of gates used from the technology library.
4. Any basic logic gate can be represented as a tree of NAND2 and NOT gates.

**Solution:**

a, b, and c.

2. (20%) Treeifying the Network

Consider the following network of NAND2 and NOT gates, which is an uncommitted logic we need to map. As we explained in the lecture, our mapping algorithm requires us to start with trees, not DAGs. Please draw the set of trees you obtain by applying the treeifying method we discussed in lecture.




**Solution**:

3. (36%) Technology Mapping

Consider the technology library shown below, which consists of 7 gates. We use the same notation as was used in lecture when drawing these gates: black circle represents a NOT gate, white circle represents a NAND gate, and square represents an input.



Suppose that the costs of the gates are:

cost(NOT) = 2; cost(NAND2) = 3; cost(AND2) = 4; cost(NOR2) = 6; cost(OR2) = 5;  
cost(AOI21) = 7; cost(AOI22) = 7.

Run the tree covering algorithm discussed in lecture by hand to find the mincost cover for the tree below. We label the internal wires with numbers, so you can refer to the node by the number on the wire **above** it. Note that you should show the final mincost cover, not just the minimum cost value.

**Hint**: in the tree covering algorithm, you should first find what library patterns match each node. Then, you should apply the recursive mincost tree covering algorithm to find the mincost cover. As you may notice, the mincost tree covering algorithm is a nice dynamic programming algorithm. Thus, if you like, you can run it in a bottom-up way.

This figure shows the subject tree made up of NAND2 and NOT gates. The gate will be denoted by the number on the wire above it.

NAND gate 1 outputs to NOT gate 2.
NOT gate 2 and NAND gate 3 output to NAND gate 4.
NAND gate 4 outputs to NOT gate 5.
NAND gate 7 outputs to NOT gate 8.
NOT gate 5 and 8 output to NAND gate 6.
NAND gate 9 and 10 outputs to NAND gate 11.
NAND gate 11 outputs to NOT gate 12.
NAND gate 6 and NOT gate 12 outputs to NAND gate 13.

Among these gates, NAND gate 1, 3, 7, 9, 10 connects to primary inputs.
NAND gate 13 connects to primary output.

**Solution**:

(14%)   
Node 13: {NAND2} Node 6: {NAND2, OR2} Node 12: {NOT, AND2, AOI22}  
Node 5: {NOT, AND2, AOI21} Node 8: {NOT, AND2} Node 11: {NAND2}   
Node 4: {NAND2} Node 7: {NAND2} Node 9: {NAND2} Node 10: {NAND2}  
Node 2: {NOT, AND2} Node 3: {NAND2} Node 1: {NAND2}

(16%)

(2%) mincost(1) = mincost(3) = mincost(7) = mincost (9) = mincost (10) = cost(NAND2) = 3

(2%) mincost(2) = min{cost(NOT)+mincost(1), cost(AND2)} = min{2+3, 4} = 4

(1%) mincost(4) = cost(NAND2)+mincost(2) + mincost(3) = 3+4+3 = 10

(2%) mincost(8) = min{cost(NOT)+mincost(7), cost(AND2)} = min{2+3, 4} = 4

(1%) mincost(11) = cost(NAND2)+mincost(9)+mincost(10) = 3+3+3 = 9

(3%) mincost(5) = min{cost(NOT)+mincost(4), cost(AND2)+mincost(2)+mincost(3),  
 cost(AOI21)+mincost(1)} = min{2+10, 4+4+3, 7+3} = 10

(2%) mincost(6) = min{cost(NAND2)+mincost(5)+mincost(8), cost(OR2)+mincost(4)+mincost(7)}  
 = min{3+10+4, 5+10+3} = 17

(2%) mincost(12) = min{cost(NOT)+mincost(11), cost(AND2)+mincost(9)+mincost(10), cost(AOI22)}  
 = min{2+9, 4+3+3, 7} = 7

(1%) mincost(13) = 3+mincost(6)+mincost(12) = 3+17+7 = 27

(6%)

mincost cover is gate(13) = NAND2, gate(6) = NAND2, gate(5,4,2,3) = AOI21,   
gate(1) = NAND2, gate(8,7) = AND2, gate(12,11,9,10) = AOI22.

4. (6%) Placement: Basics

Which of the following statements are correct about placement?

1. The goal of ASIC placement is to arrange the standard cells in an input netlist to minimize the estimated wirelength, to ensure the next tool in the layout flow — the router — can complete all the wire connections.
2. Placement methods use detailed routing methods in their inner loops, to precisely determine the path of each needed wire for each proposed placement.
3. The goal of ASIC placement is to arrange the standard cells in an input netlist to maximize the estimated wirelength.
4. Standard cells in an ASIC technology library are placed in rows.

**Solution**:

a and d.

5. (20%) Half-Perimeter Wirelength (HPWL) Calculation

Consider the following simple placement of 5 gates in a small 6x6 grid.

This is a 6x6 grid, with x and y from 0 to 5. There are five gates numbered 1 to 5, four nets labeled A, B, C and D.

The gates are placed as follows:
Gate 1: x=1, y=4
Gate 2: x=3, y=3
Gate 3: x=2, y=2
Gate 4: x=2, y=1
Gate 5: x=5, y=0

The connections are as follows:
Net A:  gates 1, 3, 4
Net B:  gates 2, 3
Net C:  gates 2, 5
Net D:  gates 3, 4, 5


Each gate is drawn as a circle with number (1–5). Assume the gate is located at the center of the grid cell, and its (X, Y) coordinates are taken from the column (X) and row (Y) coordinates in the figure. There are 4 nets, labeled A, B, C and D, connected as follows:

* Net A: gates 1, 3, 4
* Net B: gates 2, 3
* Net C: gates 2, 5
* Net D: gates 3, 4, 5

(a) (8%) What is the total half-perimeter wirelength (HPWL) for this placement, calculated across these 4 nets?

(b) (8%) Suppose we now swap the locations of gates 2 and 5, as shown below. Which nets could have their HPWLs changed? What is ∆L = (new HPWL after swap) – (old HPWL before swap)?

(c) (4%) Suppose the current temperature is 10. Then, what is the probability of accepting the above swap?



**Solution**:

(a) HPWL(A) = 4; HPWL(B) = 2; HPWL(C) = 5; HPWL(D) = 5; Total HPWL = 16

(b) Nets that could have their HPWLs changed are nets B and D.  
HPWL(B) = 5; HPWL(D) = 3; ∆L = 5+3-(2+5) = 1; Total HPWL increases.

(c) exp(-1/10) = 0.905

6. (12%) Placement by Simulated Annealing

Consider the following detailed pseudo-code description of an annealing-based placer, like the method we described in class. The lines are numbered for clarity in the questions. Assume that there are *G* total gates and *N* total nets. *L* is the evolving total HPWL wirelength.

0. for(L=0, i=0; i<N; i++)

1. L = L + HPWL( net[i] );

2. T = 1000.0;

3. TCount = 0;

4. OldHpwl = 0;

5. frozen = false;

6. while ( ! frozen ) {

7. for (s=1; s<=500\*G; s++) {

8. Swap 2 random gates G[i] and G[j]

9. ∆L = [total HPWL after swap] - [total HPWL before swap]

10. if ( ∆L < 0 ) {

11. accept this swap

12. L = L + ∆L;

13. }

14. else if( uniform\_random() < exp( -∆L/T ) ) {

15. accept this swap

16. L = L + ∆L;

17. }

18. else undo this swap

19. } // for

20. TCount = TCount + 1;

21. if ( TCount >= 20 ) {

22. LChange = 100\* abs( OldHpwl – L)/L ;

23. if ( LChange < 0.1 )

24. frozen = true;

25. }

26. OldHpwl = L;

27. T = 0.85 \* T // cool the temperature; do more gate swaps

28. } // while

29. return (final placement as best solution)

Which of the following statements are correct?

1. The annealer will attempt 500 swaps at each temperature.
2. Lines 10-13 implement the Metropolis criterion for probabilistic acceptance.
3. The second temperature in the annealing run will be 850.
4. The annealer terminates the placement when (i) at least 20 temperatures have been tried, and (ii) the total HPWL length *L* has not changed by more than 0.1% between the last temperature and the current temperature.
5. Line 12 updates the total HPWL after an accepted downhill swap.

**Solution**:

c, d, and e.