

Proposed ($bs_2 = 16$) Latency Composition by Bin ($\lambda = 1550$ req/s)

Exit @ stage 1 (n=9067)

Non-exit (stage 1+2) (n=7312)

