# Precise Deadlock Detection for Polychronous Data-flow Specifications

V.C. Ngo J-P. Talpin T. Gautier

INRIA, Rennes

ESLsyn - DAC 2014

#### Outline

- Signal language
- Problem statement
- 3 A more precise deadlock detection
- 4 Implementation with SMT
- 6 Concluding remarks

## Signal and Clock

- signal x: sequences  $x(t), t \in \mathbb{N}$ , of typed values ( $\sharp$  is absence)
- clock  $C_x$  of x: instants where  $x(t) \neq \sharp$
- process: relations between values/clocks of signals
- parallelism: processes are running concurrently
- process y := x + 1,  $\forall t \in C_y$ , y(t) = x(t) + 1

```
t t_0 t_1 t_2 t_3 t_4 t_5 ...

x 1 3 # 6 # 2 ...

C_x tt tt ff tt ff tt ...

y 2 4 # 7 # 3 ...
```


Other languages: Esterel (Esterel Technologies), Lustre (Verimag),...

## **Primitive Operators**

- Stepwise functions:  $y := f(x_1,...,x_n)$  $\forall t \in C_y, y(t) = f(x_1(t),...,x_n(t)), C_y = C_{x_1} = ... = C_{x_n}$
- Delay: y := x\$1 init a  $y(0) = a, \forall t \in C_x \land t > 0, y(t) = x(t-1), C_y = C_x$
- *Merge*: y := x default z y(t) = x(t) if  $t \in C_x$ , y(t) = z(t) if  $t \in C_z \setminus C_x$ ,  $y(t) \in C_x \cup C_y$
- Sampling: y := x when b $\forall t \in C_x \cap C_b \land b(t) = true, y(t) = x(t), C_y = C_x \cap [b]$
- Composition:  $P_1|P_2$  denotes the parallel composition of two processes
- Restriction: P where x specifies x as a local variable to P

## Cyclic Dependency Program

## **Compilation Process**




#### Deadlock

- A deadlock is a cyclic data dependency, denoted by  $(x_0, x_1, ..., x_n, x_0)$
- In Signal, the dependencies are conditioned by polynomials over  $\mathbb{Z}/_3\mathbb{Z}$  that are represented as a Graph of Conditional Dependency (GCD)
- This representation may cause erroneous detection when dealing with numerical expressions

## Example of Deadlock

```
process CycleDependency=
(?integer x,c; !integer v)
(| y := (v when (c <= 0))
          default x
          | u := y + x
          | v := u when (c >= 1)
          |)
where integer y, u end;
```



- $c_1 := c <= 0, c_2 := c >= 1$ , and  $v_1 := v$  when  $c_1$
- $x \xrightarrow{P} y$ : y depends on x when  $Sol(P-1) \neq \emptyset$
- The cyclic dependency (v, v<sub>1</sub>, y, u, v) stands for a deadlock iff:

$$v^2(-c_1-c_1^2)*v_1^2*u^2*$$
  
 $u^2(-c_2-c_2^2)=1$   
has some solution

#### **Fault Detection**

 With current implementation, Signal considers (v, v<sub>1</sub>, y, u, v) is a deadlock since


$$Sol(u^2(-c_2-c_2^2)*v^2(-c_1-c_1^2)*v_1^2*u^2-1)\neq \emptyset$$

- A solution is  $(u^2 = v^2 = v_1^2 = c_1 = c_2 = 1)$ , meaning  $c_1$  and  $c_2$  have the value *true* at the same instant
  - $\implies$  Numerical expressions not fully addressed in abstraction:  $c_1$  and  $c_2$  cannot be present at the same instant.

#### A More Precise Deadlock Detection

- Represent the dependencies as a Synchronous Data-flow Dependency Graph (SDDG)
- The dependencies are conditioned by first-order logic formulas, called clock constraints
- For each signal x, attach a pair  $(\hat{x}, \tilde{x})$  to encode its clock and value
- Given variation intervals of input signals, the encoding scheme identifies the variation intervals of output and local signals
- $\phi(b:=b_1 \text{ and } b_2)=\tilde{b}=\tilde{b_1}\wedge \tilde{b_2}$
- $\phi(e := c <= 0) = \tilde{e} \Leftrightarrow (\tilde{c} \in (-\infty, 0])$


#### Deadlock Detection with SDDG - 1/3



The clock constraints:

$$\begin{array}{l} \left(\hat{\nu} \Leftrightarrow \hat{u} \wedge \widehat{c_2} \wedge \widetilde{c_2}\right); \left(\widetilde{c_2} \Leftrightarrow \left(\widetilde{c} \in [1, +\infty)\right)\right) \\ \left(\widehat{\nu_1} \Leftrightarrow \hat{\nu} \wedge \widehat{c_1} \wedge \widetilde{c_1}\right); \left(\widetilde{c_1} \Leftrightarrow \left(\widetilde{c} \in (-\infty, 0]\right)\right) \end{array}$$

#### Deadlock Detection with SDDG - 2/3



• The cyclic dependency  $(v, v_1, y, u, v)$  is a deadlock iff

$$M \models (\widehat{v_1} \wedge \widehat{v_1} \wedge \widehat{u} \wedge \widehat{v})$$

#### Deadlock Detection with SDDG - 3/3


• Replacing the definitions of  $\hat{v}$  and  $\hat{v_1}$ , the cyclic dependency  $(v, v_1, y, u, v)$  is not deadlock since

$$M \not\models (\widehat{v_1} \wedge \widehat{v_1} \wedge \widehat{u} \wedge \widehat{v})$$

since 
$$(\widetilde{c_2} \Leftrightarrow (\widetilde{c} \in [1, +\infty))) \wedge (\widetilde{c_1} \Leftrightarrow (\widetilde{c} \in (-\infty, 0])) \Leftrightarrow \textit{false}$$

 More precise than the current deadlock detection when dealing with numerical expressions, specially the numerical comparisons

### Implementation



#### **Related Works**

- Gamatié et al. "Enhancing the Compilation of Synchronous Data-flow Programs with Combined Numerical-Boolean Abstraction", 2012
- Jose et al. "SMT based false causal loop detection during code synthesis from polychronous specifications", 2011
- Ngo et al. "Formal Verification of Synchronous Data-flow Program Transformations Toward Certified Compilers", 2013

## **Concluding Remarks**

- An expressive representation of dependency with the Boolean-interval abstraction
- Improvement of static analysis for detecting cyclic dependencies
- Next step: benchmarks and integration in Polychronous toolset

#### Thanks!

#### In this talk...

- Signal language
- Problem statement
- A more precise deadlock detection
- Implementation with SMT
- Concluding remarks