Computer System Design

陈浩东 Chen Haodong

232320029

2023.9.19

Variant number: 9

1 Screenshot of obtained simulation waveforms:




Figure 1: simulation waveform

- 2 Report on module characteristics:
 - 2.1 Timing:
 - 2.1.1 TNS: 0 ns
 - 2.1.2 WNS: 2.379 ns
 - 2.2 Module's performance:
 - 2.2.1 Clock frequency: 10 ns (100 MHz)
 - 2.2.2 Initiation Interval: 1 clock cycle; 10ns
 - 2.2.3 Throughput: 1 op / cycle; 100Mop / second

- 2.2.4 Latency: 5 clock cycles; 50ns
- 2.3 HW resources
 - 2.3.1 LUTs: 832
 - 2.3.2 FFs(registers): 140
- 2.4 Evaluate top achievable frequency for the designed implementations:

The implementation failed to meet the time constraint when the *sys_clk_pin* is set to 9 ns. So, I think it works only at 10 ns or more than this.




Figure 2: TNS and WNS




Figure 3: FFs of the module




Figure 4: LUTs of the module




Figure 5: implementation failed at 9 ns

3 Comments on achieved characteristics:

The timing closure is successful since the pervious design has been updated to the pipelined one. The whole task of counting Taylor series is divided into 5 stages and each stage can be completed in a single clock cycle. It requires 5 clock cycles to finish the computation. Since these stages can be overlapped, we can pass new computation each cycle and achieve top throughput of 100 Mop / second. However, there remains some questions I haven't figure out yet. On the one hand, I don't know why when clock cycle is set to 9 ns and the design failed the time closure. On the other hand, I can only superficially evaluate the power consumption. I will try to make a good understand of these problems.

The remaining questions from lab1 are solved. Output X means unstable in the Verilog language, and I finish the task using sequential logic.

4 Schedule of designed pipeline

c-step number	operation
0	compute pow2
1	compute pow3, term1
2	compute pow4, term2, term0_minus_term1
3	compute term3, term0_minus_term1_plus_term2
4	compute y

Table 1: Schedule for pipelined implementation

5 Microarchitectural diagram




Figure 6: Microarchitectural diagram for fully pipelined implementation

6 Power consumption evaluation

Figure 2 shows the Total On-chip Power consumption is 0.211 W. Figure 7 shows that *NEXYS4_DDR* consumes 0.113 W while the *ln_inst* which I designed consumes 0.001 W

across all utilizations.



Figure 7: power consumption of the design