Github: chaoNTUEE/HLS Lab-A: This is for HLS Lab-A (github.com)

此次Lab参考步驟 Vitis-Tutorials/Getting Started/Vitis HLS at 2022.1.

Xilinx/Vitis-Tutorials (github.com),來了解如何分析資訊和 5 個幫助 optimize 的方式

DCT code structure, hierarchy:






Figure 6-3: Overview of the DCT Design

dct

Dct_id





Read/write




Latency:

Baseline:





Baseline with "#pragma HLS pipeline off":




synthesis log to list what steps the tool takes during synthesis:

```
Implementing module
'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
Implementing module 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col'
Implementing module 'dct'
Generating RTL for module 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'
Generating RTL for module 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'

Pipelining result : Target || = NA, Final || = 1, Depth = 2, loop 'RD_Loop_Row_RD_Loop_Col'
Pipelining result : Target || = NA, Final || = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
Pipelining result : Target || = NA, Final || = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
Pipelining result : Target || = NA, Final || = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
Pipelining result : Target || = NA, Final || = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
Pipelining result : Target || = NA, Final || = 1, Depth = 2, loop 'WR_Loop_Row_WR_Loop_Col'
```

Schedule Viewer baseline:



latency, iteration latency

```
        Performance & Resource Estimates €

        It
        Signature
        Modules value
        Slack
        Latency(cycles)
        Latency(ns)
        Iteration Latency
        Interval

        ✓ odct
        • dct_Pipeline_RD_Loop_Row_RD_Loop_Col
        • 415
        4.1503
        • 416

        • odct_Pipeline_Row_Doct_Loop_Cot_Outer_Loop
        • 66
        660.000
        • 66

        • odt_Pipeline_Row_Doct_Loop_Dot_Outer_Loop
        • 70
        700.000
        • 70

        • odt_Pipeline_Now_Book_Row_Loop_Cot_Loop_Dot_Outer_Loop
        • 8
        • 70
        700.000
        • 70


        • odt_Pipeline_Col_Dot_Loop_Dot_Outer_Loop_Xpose_Row_Inner_Loop
        • 70
        700.000
        • 70

        • odt_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
        • 66
        660.000
        • 66


        • odt_Pipeline_WR_Loop_Row_WR_Loop_Col
        • 66
        660.000
        • 66

        • odt_Pipeline_WR_Loop_Row_WR_Loop_Col
        • 66
        660.000
        • 66
```

Solution1	Solution2	Solution3	Solution4	Solution5	Solution6
baseline	pipeline_loop	initial_interval	bram	array_partition	dataflow





Baseline without pipeline



Dataflow seems not perform as well as we thought, according to cloud tutorial, Dataflow should be directive in sub_loop

Dataflow co_simulation





The biggest problem is that I can't borrow board since they are rent by others...