Multi-Output Circuits: Encoders, Decoders

Introduction

Boolean expressions are used to output a Boolean function of number of variables. Dataflow construct like assign can be used to model such functions. There are circuits which have multiple outputs and multiple inputs. In this lab you will design encoders, decoders, and read only memories. Please refer to the Vivado tutorial on how to use the Vivado tool for creating projects and verifying digital circuits.

Objectives

After completing this lab, you will be able to:

- Design multi-output decoder circuits using behavioral modeling
- Design encoders using behavioral modeling

Multi-output Decoder Circuits

Part 1

Decoders are combinatorial circuits which have multiple outputs. They are widely used in memory chips to select one of the words addressed by the address input. For example, an 8-words memory will have three bit address input. The decoder will decode the 3-bit address and generate a select line for one of the eight words corresponding to the input address. The 3-to-8 decoder symbol and the truth table are shown below.

×(0)		- 101	$X_0 X_1 X_2$	y ₇ y ₆ y ₅ y ₄ y ₃ y ₂ y ₁ y ₀
×[0] × x[1]		y[0] >	000	0000001
×[2]		y[1] y[2] y[3]	001	0000010
			010	00000100
	3-to-8 decoder	y[4]	011	00001000
		y[5]	100	00010000
		y[6]	101	00100000
		y[7]	110	0100000
			111	10001000

Such circuits, also known as binary decoders, and can be modeled using dataflow statements as only each output is true for a unique input combination.

- 1-1. Design a 3-to-8 line decoder. Let the input be through SW2-SW0 and output be on LED7-LED0. Use dataflow modeling constructs.
- 1-1-1. Open Vivado and create a blank project called lab3_1_1.
- 1-1-2. Create and add the Verilog module, naming it decoder 3to8 dataflow.v, that defines the 3-to-8 line decoder with three-bit input x and 8-bit output y. Use dataflow modeling constructs.
- 1-1-3. Add the provided testbench (decoder_3to8_dataflow_tb.v) to the project.
- **1-1-4.** Simulate the design for 50 ns and verify that the design works.



- **1-1-5.** Create and add the XDC file to the project. Assign *x* to *SW2-SW0* and *y* to *LED7-LED0*. Note that one and only one LED will be turned ON for a given input combination.
- **1-1-6.** Synthesize and implement the design.
- 1-1-7. Generate the bitstream, download it into the Nexys4 board, and verify the functionality.
- 1-2. Design and implement a popular IC, 74138, functionality using dataflow modeling and the decoder you used in 1-1. The IC symbol and truth table are given below.

			9 1 9 2a n 9 2b n	$x_0 x_1 x_2$	y ₀ y ₁ y ₂ y ₃ y ₄ y ₅ y ₆ y ₇
x[0]		$ \begin{array}{c} & y[0] \\ & & \\ & & \\ & & \\ & & \\ & & \\ \end{array} $	0 x x	XXX	11111111
			x 1 x	XXX	1111111
			x x 1	XXX	11111111
×[2] →		o <u>y[2]</u> →	1 0 0	000	01111111
		o y[3] →	1 0 0	001	1011111
g1 →	74138	38	1 0 0	010	11011111
g2a_n			1 0 0	011	11101111
g2b_n			1 0 0	100	11110111
<u> </u>			1 0 0	101	11111011
		○ <u>y[7]</u> →	1 0 0	110	11111101
			1 0 0	111	11111110

X = don't care

Note that this is very similar to the one you had created in 1-1, It has additional control (Enable) signals G1, /G2A, and /G2B. These enable signals simplify decoding in some systems.

- **1-2-1.** Open Vivado and create a blank project called lab3 1 2.
- **1-2-2.** Create and add the Verilog module, named decoder_74138_dataflow, instantiating the model you had developed in 1-1. Add additional logic, by using the dataflow modeling constructs, to model the desired functionality.
- 1-2-3. Add the provided testbench (decoder 74138 dataflow tb.v) to the project.
- **1-2-4.** Simulate the design for 200 ns and verify that the design works.
- **1-2-5.** Add the XDC file you had created in 1-1 to the project. Modify the XDC file to assign *g1* to **SW7**, *g2a n* to **SW6**, and *g2b n* to **SW5**.
- **1-2-6.** Synthesize and implement the design.
- **1-2-7.** Generate the bitstream, download it into the Nexys4 board, and verify the functionality.



Multi-output Encoder Circuits

Part 2

Encoder circuit converts information from one format (code) to another for the purposes of standardization, speed, secrecy, security, or saving space by shrinking size. In digital circuits, encoding information may reduce size and/or prioritize functions. Widely used encoder circuits examples include priority encoders, Huffman encoders, etc.

2-1. Design an 8-to-3 priority encoder, whose truth table is given below. Use behavioral modeling.

INPUTS								OUTPUTS					
E1	0	1	2	3	4	5	6	7	A2	A1	Α0	GS	E0
Н	X	Х	X	X	X	Х	X	Х	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Х	Х	Х	X	Х	Х	Х	L	L	L	L	L	Н
L	X	Х	Х	X	Х	Х	L	Н	L	L	Н	L	Н
L	X	Х	X	X	X	L	Н	Н	L	Н	L	L	Н
L	X	X	X	X	L	Н	Н	Н	L	Н	Н	L	Н
L	X	Х	X	L	Н	Н	Н	Н	Н	L	L	L	Н
L	X	Х	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

X : Don't Care

- **2-1-1.** Open Vivado and create a blank project called lab3_2_1.
- **2-1-2.** Create and add the Verilog module with *v* and *en_in_n* input; *y*, *en_out*, and *gs* output. The *v* input will be 8-bit data inputs (labeled 0 to 7 in the table), *en_in_n* input will be one bit (E1), *y* output will be 3-bit (A2, A1, A0), *en_out* will be one bit output (GS), and **en_out** will be one bit output (E0).
- **2-1-3.** Create and add the XDC file to the project. Assign *x* input to *SW7-SW0*, *en_in_n* to *SW15*, *y* to *LED2-LED0*, *en_out* to *LED7*, and *gs* to *LED6*.
- **2-1-4.** Synthesize and implement the design.
- 2-1-5. Generate the bitstream, download it into the Nexys4 board, and verify the functionality.

Conclusion

In this lab, you learned how to model multiple output circuits such as decoders, encoders.

