```
MODULE CPU
TITLE 'Caltech10 CPU'
```

```
Description: This the Caltech10 CPU interfacing file where we interface between the PAU, DAU, ALU, and CPU. There are also muxes for the input to the ALU PAu and Data Bus
                                                           ProgramDB[15..0] - the 16-bit program data bus
       Inputs:
                                                                                                                 system reset signalsystem clock
                                                           Clock
       I/0:
                                                           DataDB[7..0]
                                                         ProgramAB[12..0] - the 13-bit program address bus
DataAB[7..0] - the 8-bit data address bus
RD - read signal for the data data bus
Write signal for the data data bus
- memory (0) or I/O (1) is being accessed
       Outputs:
       Status Outputs: Accum[7..0]
Flags[7..0]
XReg[7..0]
                                                                                                                 the 8-bit accumulatorthe 8-bit flag registerthe 8-bit X registerthe 8-bit S register
                                                           SReg[7..0]
                                                                                              - control signal for ALU input
- control signal for PMU input
- control signal for input into Data Data bus
- control signal for input into Data Data bus
PCS AC Ouptut
0 0 0 [Flags7, 0, Flags5, 0, Flags3..Flags0]
       Internal Signals: ALU
                                                                    PMU
                                                                   PCS
                                                                                                                                                                                             Accum
                                                                                                                                                                                            Program Counter High 8 bits
Program Counter Low 8 bits
       Revision History:
02/15/18 Glen George
03/09/18 David Zheng
                                                                                 Initial Revision
Interface modules
                                         David Zheng
David 
       03/10/18
       03/14/18
 " Pin/Signal Declarations
 " Inputs
                                                                                                          "input 16-bit instruction data bus 
"input system reset signal 
system clock
 ProgramDB15..ProgramDB0
                                                                               pin:
                                                                                 pin;
"input
 Clock
                                                      pin;
 " I/0
 DataDB7..DataDB0 pin;
                                                                                "I/O 8-bit Data data bus
 " Outputs
 ProgramAB12..ProgramAB0
                                                                                   pin; "output the 13-bit Program address bus
"output the 8-bit Data address bus
                                                                                pin;
 DataAB7..DataAB0 pin:
                                                                                                            "output read signal for the Data data bus
"output write signal for the Data data bus
"output accessing memory (0) or I/O (1)
                                                                                pin;
pin;
pin;
 RD
 " Status Outputs
                                                                                                           "the accumulator
"the flags
"the X register
"the S register
 Accum7..Accum0
                                                                                 pin;
 Flags7..Flags0
XReg7..XReg0
SReg7..SReg0
                                                                                 pin;
                                                                                 pin;
pin;
 " Intermediates
Offset7..Offset0 node ISTYPE 'COM';
AccumIn7..AccumIn0 node ISTY
                                                                                                                                        "input into PMU; "input system reset signal
                                                                                  node ISTYPE 'COM';
 " Internal signals
                                                                                node ISTYPE 'COM';
node ISTYPE 'COM';
node ISTYPE 'COM';
node ISTYPE 'COM';
 ALU
                                                                                                                                                                    'input control signal for ALU input
PMU
PCS
AC
                                                                                                                                                                 "input
"input
"input
                                                                                                                                                                                          control signal for PMU input
control signal for input into Data Data bus
control signal for input into Data Data bus
                                                                                                                                                                  PCS<sup>'</sup>
                                                                                                                                                                                            AC
                                                                                                                                                                                                                       Ouptut
                                                                                                                                                                                                                       [Flags7, 0, Flags5, 0, Flags3..Flags0]
Accum
Program Counter High 8 bits
Program Counter Low 8 bits
                                                                                                                                                                                            0
" declare the used modules
ProgramAccess INTERFACE (EigBitIn7..EigBitIn0, ThrBitIn12..ThrBitIn0,
RTS, Upper, Abs, Direct, Load, Stop, Reset, Clock
-> PCIn12..PCIn0);
                                                      DataAccess
                                                     INTERFACE (InputB7..InputB0, F0pInD, F0pInC, F0pInB, F0pInA,
AddF, Subtract, Store, WithCarry, DAccumStore, DFlagStore,
RLC, NOP, Reset, Clock -> AccumOut7..AccumOut0, CarryFlag,
OverflowFlag, SignFlag, ZeroFlag, Flag7..Flag4);
 ALUAccess
ControlUnitAccess INTERFACE (PD15..PD0, FlagReg7..FlagReg4, ZeroF,
Sign, Overflow, Carry, Clock, Reset
-> IR15..IR0, RTS, Upper, Abs, Direct, Load, FOpInD, FOpInC, FOpInB, FOpInA,
AddF, Subtract, Store_ALU, WithCarry, DAccumStore,
DFlagStore, RLCcs, Stop_PAU, Stop_IR, NOPcs, SelX, SelS, Post, Inc, Zero, ALU, PMU, PCS,
AC, WR, RD, IO, Store_DMU);
```

```
create instances of the modules
                         FUNCTIONAL BLOCK ProgramAccess;
FUNCTIONAL BLOCK DataAccess;
FUNCTIONAL BLOCK ALUAccess;
FUNCTIONAL BLOCK ControlUnitAccess;
 PAUnit
DAUnit
 CPUnit
 " Busses
                                   [ProgramAB12..ProgramAB0];"Program address bus
 ProgramAB =
                          = [ProgramAB12..ProgramAB0];"Program address bus
= [ProgramDB15..ProgramDB0];"Program data bus
= [DataAB7..DataAB0]; "Data address bus
= [DataDB7..DataDB0]; "Data data bus
= [CPUnit.IR15..CPUnit.IR8]; "Program data bus high 8 bits
= [CPUnit.IR7..CPUnit.IR0]; "Input into Accumulator
= [Accum7..Accum0]; "Input into the PMU
= [Flags7..Flags0]; "Flags for the PCU
= [Accum17..Accum10]; "Input into the Accumulator from a mux
= [ProgramAB7..ProgramAB0]; "Low 8 bits of the program counter padded with 0s
ProgramDB = DataAB = DataDB =
 IRHigh
 IRLow
 Accum
Offset
 Flags
 AccumIn
 PCI
 PCH
 EQUATIONS
" Contol Signals for muxes inside PCU outside other modules ALU = CPUnit.ALU; PMU = CPUnit.PMU; PCS = CPUnit.PCS;
PCS = CPUnit.PCs;
AC = CPUnit.AC;
"input to ALU & Accumulator
"When ALU is on input low 8 bits of IR
"When ALU low input the Data Data Bus
AccumIn = (IRLow & ALU) #
                                          (DataDB & !ALU);
"Output to the data bus
"When PMU is high input the Data Data Bus
"When PMU is low input the low 8 bits of IR
Offset = (RLow & !PMU) #
(DataDB & PMU);
 "input to PMU
 "0
"0
                                          [Flags7, 0, Flags5, 0, Flags3..Flags0]
                    0
                                          Accum
                                          Program Counter High 8 bits
                                         Program Counter Lnum 8 bits
Program Counter Low 8 bits
(PCL & PCS & !AC) #
(PCH & PCS & AC) #
(Flags7, 0, Flags5, 0, Flags3..Flags0] & !PCS & !AC) #
(Accum & !PCS & AC);
 DataDB
 " output enables
" Output CPU into Control Unit
CPUnit.[PD15..PD0] = [ProgramDB15..ProgramDB0];
"Output from Control unit to input of ALU
ALUnit.FOpInA = CPUnit.FOpInB;
ALUnit.FOpInB = CPUnit.FOpInB;
ALUnit.FOpInC = CPUnit.FOpInC;
ALUnit.FOpInD = CPUnit.FOpInD;
ALUnit.Subtract = CPUnit.Subtract;
ALUnit.Subtract = CPUnit.Subtract;
ALUnit.WithCarry = CPUnit.WithCarry;
ALUnit.Store = CPUnit.Store_ALU;
ALUnit.AddF = CPUnit.AddF;
ALUnit.DFlagStore = CPUnit.DFlagStore;
ALUnit.DFlagStore = CPUnit.DFlagStore;
ALUnit.RLC = CPUnit.RLCcs;
ALUnit.NOP = CPUnit.NOPcs;
ALUnit.[InputB7..InputB0] = [AccumIn7..AccumIn0];
 " Output of ALU into CPU
[Flags7..Flags0] = ALUnit.[Flag7..Flag4, CarryFlag, OverflowFlag, SignFlag, ZeroFlag];
[Accum7..Accum0] = ALUnit.[Accum0ut7..Accum0ut0];
     Output CPU into Control unit
"Output CPU into Control unit
CPUnit.Carry;
= ALUnit.CarryFlag;
CPUnit.Overflow = ALUnit.OverflowFlag;
CPUnit.ZeroF = ALUnit.ZeroFlag;
CPUnit.Sign = ALUnit.SignFlag;
CPUnit.[FlagReg7..FlagReg4] = [Flags7..Flags4];
 "Output CPU into PAU
PAUnit.RTS
PAUnit.Upper
                                                            = CPUnit.RTS;
PAUNIT.RIS = CPUNIT.RIS;
PAUNIT.RIS = CPUNIT.RIS;
PAUNIT.Bor = CPUNIT.Bor;
PAUNIT.Abs = CPUNIT.Abs;
PAUNIT.Load = CPUNIT.Load;
PAUNIT.Stop = CPUNIT.Stop_PAU;
PAUNIT.Stop = Offset;
PAUNIT.[EigBitIn7.EigBitIn0] = Offset;
PAUNIT.[ThrBitIn12.ThrBitIn0] = CPUNIT.[IR12.IR0];
 "Output PAU into CPU [ProgramAB12..ProgramAB0] = PAUnit.[PCIn12..PCIn0];
 " Output of CPU into DAU
" uutput of CPU into DAU
DAUnit.SelX;
DAUnit.SelS = CPUnit.SelS;
DAUnit.Post = CPUnit.Post;
DAUnit.Inc = CPUnit.Tost;
DAUnit.Zero;
DAUnit.Zero = CPUnit.Tort;
DAUnit.Sero = CPUnit.Tort;
DAUnit.Sero = CPUnit.Tort;
DAUnit.Sero = CPUnit.Post;
 DAUnit.Store
                                                               = CPUnit.Store DMU:
 DAUnit.[Offset7..Offset0] = CPUnit.[IR7..IR0];
     Output of DAU into CPU
DataAB7..DataAB0] = DAUnit.[DataAddr7..DataAddr0];
 [DataAB7..DataAB0]
 "Output of Control Unit into CPU
         = CPUnit.RD;
= CPUnit.WR;
```

```
"Setting Reset and Clock
PAUnit.Reset = Reset;
ALUnit.Reset = Reset;
DAUnit.Reset = Reset;
DAUnit.Reset = Reset;
POUnit.Reset = Reset;
PAUnit.Clock = Clock;
DAUnit.Clock = Clock;
DAUnit.Clock = Clock;
DAUnit.Clock = Clock;
"X and S Reg
[XReg7..XReg0] = DAUnit.[X7..X0];
[SReg7..SReg0] = DAUnit.[S7..50];

" Data data bus is enabled when writing
DataDB.OE = WR;

" most signals are always enabled
ProgramAB.OE = ^hFFF;
DataAB.OE = ^hFF;
RD.OE = 1;
UR.OE = 1;
UR.OE = 1;
[Accum7..Accum0].OE = ^hFF;
[Flags7..Flags0].OE = ^hFF;
[SReg7..SReg0].OE = ^hFF;
[SReg7..SReg0].OE = ^hFF;
```

= CPUnit.IO;

10

END CPU