

PAUL SATHRE, ATHARVA GONDHALEKAR, & WU-CHUN FENG JUNE 2, 2023



# Why GPU via Chapel?

Productivity for non-GPU-experts









How I learned and spent 10+ years

## OpenCL (via MetaCL)

```
__kernel void vecAddKernel(__global float *A, __global float *B, __global float *C, int
size t tid = get global id(0);
     if (tid < nelem) {
     C[tid] = A[tid] + B[tid];
   void vecAdd(float *A_h, float *B_h, float *C_h, int32_t nelem) {
    meta_set_acc(-1, metaModePreferOpenCL);
     cl device id devi
 cl_platform_id plat;
cl command queue q:
    meta_get_state_OpenCL(&plat, &dev, &ctx, &q);

 A = clCreateBuffer(ctx, NULL, sizeof(float) * nelem, NULL, NULL);

16. B = clCreateBuffer(ctx, NULL, sizeof(float) * nelem, NULL, NULL);
    C = clCreateBuffer(ctx, NULL, sizeof(float) * nelem, NULL, NULL)
18. clEnqueueWriteBuffer(q, A, CL_FALSE, 0, sizeof(float) * nelem, A_h, 0, NULL, NULL);
19. \quad clEnqueueWriteBuffer(q,B,CL\_TRUE,0,sizeof(float)*work,B\_h,0,NULL,NULL);\\
21. size_t global[3] = {((nelem / local[0]) + (nelem % local[0] ? 1 : 0)) * local[0], 1, 1};
22. metacl_vecAdd_vecAddKernel(q, &global, &local, NULL, false, NULL, &A,
23. //Copy buffers
24. clEnqueueReadBuffer(q, C, CL_TRUE, 0, sizeof(float) * work, C_h, 0, NULL, NULL);
25. clFinish(q);
26. //Release buffers
27. clReleaseMemObiect(A):
    clReleaseMemObject(B);
29. clReleaseMemObject(C)
                                         OpenCL
                                                               AMD
              GPU
                                                               GPU
             FPGA
                                                             FPGA
```

**Portable** 

Least Programmable





How I learned and spent 10+ years

## OpenCL (via MetaCL)



How I've been doing it recently (on FPGA)

#### SYCL

```
I. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
sycl::queue myQueue;
   sycl::buffer<float> A(A_h, nelem, sycl::property::buffer::use_host_ptr());
    sycl::buffer<float> B(B_h, nelem, sycl::property::buffer::use_host_ptr());
    sycl::buffer<float> C(C_h, nelem, sycl::property::buffer::use_host_ptr());
    C.set write back(true);
    sycl::range<1> local{256};
   sycl::range<1> global{((nelem / local.get(0)) + (nelem % local.get(0) ? I :
9. myQueue.submit([&](sycl::handler &cgh) { //GPU submit

 auto A acc = A.get access<sycl::access::mode::read>(cgh,

   sycl::range<1>{(size t)nelem});

 auto B_acc = B.get_access<sycl::access::mode::read>(cgh,

   sycl::range<1>{(size t)nelem});
auto C_acc = C.get_access<sycl::access::mode::discard_write>(cgh
   sycl::range<1>{(size t)nelem});

 cgh.parallel_for(sycl::nd_range<1>{global, local}, [=](sycl::nd_item<1>

14. size_t tid = tid_info.get_global_linear_id();
      if (tid < nelem) {
        C_acc[tid] = A_acc[tid] + B_acc[tid];
17.
18. });
19. });
20. myQueue.wait();
21.}
                                        hipSYCL
         (intel)
                                NVIDIA.
                                                     AMD
                                GPU
          GPU
                                                    GPU
         FPGA
```

**Portable** 


Least Programmable





How I learned and spent 10+ years

## OpenCL (via MetaCL)



How I've been doing it recently (on FPGA)

#### **SYCL**

```
I. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
sycl::queue myQueue;
   sycl::buffer<float> A(A_h, nelem, sycl::property::buffer::use_host_ptr());
    sycl::buffer<float> B(B h, nelem, sycl::property::buffer::use host ptr());
    sycl::buffer<float> C(C_h, nelem, sycl::property::buffer::use_host_ptr());
    C.set write back(true);
    sycl::range<1> local{256};
   sycl::range<1> global{((nelem / local.get(0)) + (nelem % local.get(0) ? I :
9. myQueue.submit([&](sycl::handler &cgh) { //GPU submit

 auto A acc = A.get access<sycl::access::mode::read>(cgh,

   sycl::range<1>{(size t)nelem})
II. auto B_acc = B.get_access<sycl::access::mode::read>(cgh
   sycl::range<1>{(size t)nelem});
auto C_acc = C.get_access<sycl::access::mode::discard_write>(cgh
   sycl::range<1>{(size t)nelem});
13. cgh.parallel_for(sycl::nd_range<1>{global, local}, [=](sycl::nd_item<1>
   tid_info) {
14. size_t tid = tid_info.get_global_linear_id();
      if (tid < nelem) {
       C_acc[tid] = A_acc[tid] + B_acc[tid];
17.
18. });
19. });
20. myQueue.wait();
21.}
                                       hipSYCL
         (intel)
                               NVIDIA
                                                    AMD
                               GPU
          GPU
                                                   GPU
         FPGA
                  Portable
```

How **most** GPU kernels are written

#### CUDA

```
1. global void vecAddKernel(float *A, float *B, float *C, int32 t nelem) {
    size t tid = blockDim.x * blockldx.x + threadldx.x;

 if (tid < nelem) {</li>

     C[tid] = A[tid] + B[tid];
5. }
6. }
7. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
8. float *A, *B, *C;
9. int32 t work = hi-lo+1;
cudaMalloc(&A, sizeof(float) * nelem);

 cudaMalloc(&B, sizeof(float) * nelem);

cudaMalloc(&C, sizeof(float) * nelem);
13. \quad \mathsf{cudaMemcpy}(\mathsf{A},\,\mathsf{A\_h},\,\mathsf{sizeof}(\mathsf{float})\,^*\,\mathsf{nelem},\,\mathsf{cudaMemcpyHostToDevice});
14. cudaMemcpy(B, B h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
15. dim3 block = {256, 1, 1};
16. dim3 grid = {(nelem / block.x) + (nelem % block.x? I:0), I, I};
17. vecAddKernel<<<grid, block>>>(A, B, C, nelem);
18. cudaMemcpy(C h, C, sizeof(float) * nelem, cudaMemcpyDeviceToHost);
19. cudaFree(dA):
20. cudaFree(dB);
21. cudaFree(dC);
22. }
                                ▶ INVIDIA.
                                CUDA
                         OVIDIA
                                GPU
                             Not
                    Portable
```


Least Programmable





How I learned and spent 10+ years

## OpenCL (via MetaCL)



How I've been doing it recently (on FPGA)

#### **SYCL**

```
I. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
2. sycl::queue myQueue;
    sycl::buffer<float> A(A_h, nelem, sycl::property::buffer::use_host_ptr());
    sycl::buffer<float> B(B h, nelem, sycl::property::buffer::use host ptr());
    sycl::buffer<float> C(C_h, nelem, sycl::property::buffer::use_host_ptr());
    C.set write back(true);
    sycl::range<1> local{256};
   sycl::range<1> global{((nelem / local.get(0)) + (nelem % local.get(0) ? I :
9. myQueue.submit([&](sycl::handler &cgh) { //GPU submit

 auto A acc = A.get access<sycl::access::mode::read>(cgh,

   sycl::range<1>{(size t)nelem});
II. auto B_acc = B.get_access<sycl::access::mode::read>(cgh
   sycl::range<1>{(size t)nelem});
12. auto C_acc = C.get_access<sycl::access::mode::discard_write>(cgh
   sycl::range<1>{(size t)nelem});
13. cgh.parallel_for(sycl::nd_range<1>{global, local}, [=](sycl::nd_item<1>
   tid_info) {
14. size tid = tid_info.get_global_linear_id();
      if (tid < nelem) {
       C_acc[tid] = A_acc[tid] + B_acc[tid];
17.
18. });
19. });
20. myQueue.wait();
21.}
                                       hipSYCL
         (intel)
                               NVIDIA.
                                                    AMD
                               GPU
          GPU
                                                   GPU
         FPGA
                  Portable
```

How most GPU kernels are written

#### **CUDA**

```
1. global void vecAddKernel(float *A, float *B, float *C, int32 t nelem) {
   size t tid = blockDim.x * blockldx.x + threadldx.x;
if (tid < nelem) {</li>
     C[tid] = A[tid] + B[tid];
5. }
6. }
7. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
   float *A, *B, *C;
   int32 t work = hi-lo+1;

 cudaMalloc(&A, sizeof(float) * nelem);


 cudaMalloc(&B, sizeof(float) * nelem);

 cudaMalloc(&C, sizeof(float) * nelem);
 13. cudaMemcpy(A, A h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
 14. cudaMemcpy(B, B h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
 15. dim3 block = {256, 1, 1};
 16. dim3 grid = {(nelem / block.x) + (nelem % block.x ? 1 : 0), 1, 1};
 17. vecAddKernel<<<grid, block>>>(A, B, C, nelem);
 18. cudaMemcpy(C_h, C, sizeof(float) * nelem, cudaMemcpyDeviceToHost
 19. cudaFree(dA):
20. cudaFree(dB);
21. cudaFree(dC);
22. }
                             CUDA
                       OVIDIA
                             GPU
                          Not
                  Portable
```

How we get to talk about today =)

#### Chapel

```
I. use GPU;
   proc vecAdd(A_h: [] real(32),
    B_h: [] real(32), C_h: [] real(32)) {
     on here.gpus[0] { //GPU locale
      var A: [A_h.domain] real(32);
      var B: [B h.domain] real(32);
      var C: [C h.domain] real(32);
      A = A_h; //copy-to
      B = B h; //copy-to
      C = A + B; //GPU add
      C_h = C; //copy-from
12. }
```



**Portable** 

Most Programmable Least Programmable




Initial Experiences in Porting a GPU Graph Analysis Workload to Chapel CHIUW'23 -- June 2, 2023



How I learned and spent 10+ years

## OpenCL (via MetaCL)



How I've been doing it recently (on FPGA)

#### **SYCL**

```
I. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
2. sycl::queue myQueue;
    sycl::buffer<float> A(A_h, nelem, sycl::property::buffer::use_host_ptr());
    sycl::buffer<float> B(B h, nelem, sycl::property::buffer::use host ptr());
    sycl::buffer<float> C(C_h, nelem, sycl::property::buffer::use_host_ptr());
    C.set write back(true);
    sycl::range<1> local{256};
    sycl::range<1> global{((nelem / local.get(0)) + (nelem % local.get(0) ? I :
9. myQueue.submit([&](sycl::handler &cgh) { //GPU submit
 IV. auto A acc = A.get access<syci::access::mode::read>(cgn
    sycl::range<1>{(size t)nelem});
II. auto B_acc = B.get_access<sycl::access::mode::read>(cgh
    sycl::range<1>{(size t)nelem});
12. auto C_acc = C.get_access<sycl::access::mode::discard_write>(cgh,
    sycl::range<1>{(size t)nelem});
     cgh.parallel_for(sycl::nd_range<1>{global, local}, [=](sycl::nd_item<1>
    tid_info) {
 14. size_t tid = tid_info.get_global_linear_id();
       if (tid < nelem) {
        C_acc[tid] = A_acc[tid] + B_acc[tid];
17.
19. });
20. myQueue.wait();
                                        hipSYCL
          (intel)
                                NVIDIA.
                                                     AMD
                                GPU
           GPU
                                                    GPU
         FPGA
                   Portable
```

How **most** GPU kernels are written

#### CUDA

```
global void vecAddKernel(float *A, float *B, float *C, int32 t nelem) {
     size t tid = blockDim.x * blockldx.x + threadldx.x;
 3. if (tid < nelem) {
 4.
      C[tid] = A[tid] + B[tid];
 5. }
 6. }

    void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {

 float *A, *B, *C;
     int32 t work = hi-lo+1;

 cudaMalloc(&A, sizeof(float) * nelem);

 cudaMalloc(&B, sizeof(float) * nelem);

  cudaMalloc(&C, sizeof(float) * nelem);
 13. cudaMemcpy(A, A_h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
  14. cudaMemcpy(B, B h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
  15. dim3 block = {256, 1, 1};
 16. dim3 grid = {(nelem / block.x) + (nelem % block.x ? I : 0), I, I};
17. vecAddKernel<<<grid, block>>>(A, B, C, nelem);
  18. cudaMemcpy(C_h, C, sizeof(float) * nelem, cudaMemcpyDeviceToHost
  19. cudaFree(dA):
 20. cudaFree(dB);
 21. cudaFree(dC);
 22.}
                                                                  Kernel &
                             Launch
                             CUDA.
                       OVIDIA
                             GPU
                          Not
                  Portable
```

How we get to talk about today =)

#### Chapel

```
I. use GPU;
   proc vecAdd(A_h: [] real(32),
    B_h: [] real(32), C_h: [] real(32)) {
    on here.gpus[0] { //GPU locale
      var A: [A_h.domain] real(32);
     var B: [B h.domain] real(32);
     var C: [C h.domain] real(32);
     A = A_h; //copy-to
      B = B h: //coby-to
      C = A + B; //GPU add
                              (promoted)
      C h = C; //copy-from
12. }
         O IVIDIA
                           AMD
             GPU
```

**Portable** 

Least Programmable



**Portable** 




How I learned and spent 10+ years

### OpenCL (via MetaCL)



How I've been doing it recently (on FPGA)

#### **SYCL**



How most GPU kernels are written

#### **CUDA**

```
1. global void vecAddKernel(float *A, float *B, float *C, int32 t nelem) {
    size t tid = blockDim.x * blockldx.x + threadldx.x:
if (tid < nelem) {</li>
     C[tid] = A[tid] + B[tid];
5. }
6. }
7. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
    float *A, *B, *C;
9. int32 t work = hi-lo+1;

 cudaMalloc(&A, sizeof(float) * nelem)

II. cudaMalloc(&B, sizeof(float) * nelem);

 cudaMalloc(&C, sizeof(float) * nelem);

13. cudaMemcpy(A, A_h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
14. cudaMemcpy(B, B h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
15. dim3 block = {256, 1, 1};
16. dim3 grid = {(nelem / block.x) + (nelem % block.x ? 1 : 0), 1, 1};
17. vecAddKernel<<<grid, block>>>(A, B, C, nelem);
18. cudaMemcpy(C_h, C, sizeof(float) * nelem, cudaMemcpyDeviceToHost
19. cudaFree(dA):
20. cudaFree(dB);
21. cudaFree(dC);
                              NOIDIA
                               CUDA.
                        ON INVIDIA
                              GPU
```

Not

**Portable** 

How we get to talk about today =)

#### Chapel


I. use GPU;

Device

Allocate /

Free

```
proc vecAdd(A_h: [] real(32),
    B_h: [] real(32), C_h: [] real(32)) {
     on here.gpus[0] { //GPU locale
      var A: [A_h.domain] real(32);
      var B: [B h.domain] real(32);
      var C: [C h.domain] real(32);
      A = A h; //copy-to
      B = B h; //copy-to
      C = A + B; //GPU add
      C h = C: //coby-from
                                   (implicit)
12. }
```



**Portable** 




Least Programmable



How I learned and spent 10+ years

## OpenCL (via MetaCL)



How I've been doing it recently (on FPGA)

#### **SYCL**

```
I. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
 2. sycl::queue myQueue;
     sycl::buffer<float> A(A_h, nelem sycl::property::buffer::use_host_ptr())
     sycl::buffer<float> B(B_h, nelem, sycl::property::buffer::use_host_ptr());
    sycl::buffer<float> C(C_h, nelem_sycl::property::buffer::use_host_ptr());
6. C.set write back(true):
     sycl::range<1> local{256};
    sycl::range<1> global{((nelem / local.get(0)) + (nelem % local.get(0) ? 1
    0)) * local.get(0)};
9. myQueue.submit([&](sycl::handler &cgh) { //GPU submit

 auto A acc = A.get access<sycl::access::mode::read>(cgl

    sycl::range<1>{(size t)nelem})
                                                      "when" is
 II. auto B_acc = B.get_access<sycl::access::mode::read>(cg
                                                         implicit)
    sycl::range<1>{(size t)nelem});
 12. auto C_acc = C.get_access<sycl::access::mode::discard_write>(cgh,
 13. cgh.parallel for(sycl::nd range<1>{global, local}, [=](sycl::nd item<1>
 14. size t tid = tid info.get global linear id();
       if (tid < nelem) {
        C_acc[tid] = A_acc[tid] + B_acc[tid];
 17.
19. });
                                                        (implicit)
20. mvOueue.wait()
                                 SYCL
                                       hipSYCL
          (intel)
                               NVIDIA.
                                                    AMD
                               GPU
          GPU
                                                   GPU
         FPGA
                   Portable
```

How **most** GPU kernels are written

#### CUDA

```
1. global void vecAddKernel(float *A, float *B, float *C, int32 t nelem) {
    size t tid = blockDim.x * blockldx.x + threadldx.x;
if (tid < nelem) {</li>
     C[tid] = A[tid] + B[tid];
5. }
6. }
 7. void vecAdd(float *A h, float *B h, float *C h, int32 t nelem) {
    float *A, *B, *C;
    int32 t work = hi-lo+1;

 cudaMalloc(&A, sizeof(float) * nelem);

 cudaMalloc(&B, sizeof(float) * nelem);

 12. cudaMalloc(&C, sizeof(float) * nelem
13. cudaMemcpy(A, A_h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
14. cudaMemcpy(B, B h, sizeof(float) * nelem, cudaMemcpyHostToDevice);
 16. dim3 grid = {(nelem / block.x) + (nelem % block.x? I:0), I, I};
17. vecAddKernel<<<grid, block>>>(A, B, C, nelem);
18. cudaMemcpy(C_h, C, sizeof(float) * nelem, cudaMemcpyDeviceToHost
20. cudaFree(dB);
21. cudaFree(dC);
 22.}
                              NOIDIA
                               CUDA.
                        OVIDIA
                              GPU
                            Not
```

**Portable** 




How we get to talk about today =)

#### Chapel

I. use GPU;

```
    proc vecAdd(A_h: [] real(32),
        B_h: [] real(32), C_h: [] real(32)) {
    on here.gpus[0] { //GPU locale
    var A: [A_h.domain] real(32);
    var B: [B_h.domain] real(32);
    var C: [C_h.domain] real(32);
    A = A_h; //copy-to
    B = B h: //copy-to
    C = A + B; //GPU add
    C h = C; //copy-from
    }
```



**Portable** 

Most Programmable

SyNeRG? synergy.cs.vt.edu

X-fer CPU→GPU GPU→CPU

Least Programmable



**Portable** 

Initial Experiences in Porting a GPU Graph Analysis Workload to Chapel CHIUW'23 -- June 2, 2023

# Why Graph Analysis on GPU via Chapel?

Understand Chapel's programmability and GPU performance on irregular applications relative to proven approaches







# Graph Workload: Edge-connected Jaccard similarity

- Intersection over union for all edge-connected pairs' 1-hop neighborhoods
  - Essentially a batch of |E| set-intersections
  - Lots of indirect access
- Why do we care?
  - Strength of similarity between known pairs
  - Proxy for more complex intersection algo's
    - · Recommendations, Community detection, ...
  - But mostly: How amenable is GPU Chapel to irregular algorithms?
- What's our approach? Port two existing (CUDA/SYCL) kernel pipelines
  - Edge-centric: homegrown, 1 pair per thread → good at near-hypersparse graphs
  - Vertex-centric: from *legacy* CuGraph, 3D, n=8 threads per pair → better on denser graphs

A. Fender, et al, 2017. "Parallel Jaccard and Related Graph Clustering Techniques." (ScalA '17).









13

# How is the programmability?






## Write how you know first, then try to make idiomatic

- Still "Chapel how a C programmer would write it"
- Currently only used promoted-array kernels once (vertex-centric Fill), but more opportunities exist
  - Edge-centric reverse-edge preprocessing (Scan)
  - intersect-over-union array division (Weights)
- C-like generic compressed sparse row (CSR) structure could be revisited
- But still modest source-lines improvement
- C-style Chapel: 756 linesCUDA: 1212
  - Edge-centric: 150 → All Kernels: 395
  - Vertex-Centric: 230Everything else: 817
  - Everything else: 376



```
template <typename vertex_t, typename
__global__ void jaccard_ec (vertex_t
*weight_j) {
    ... //thread-private vars
    tid = blockIdx.x * blockDim.x + thr
    if (tid < e) {
        ... // choose smaller vert as 're
        for (i = csrPtr[ref]; i < csrPtr[
            ref_col = csrInd[i];
            ... // bin-search for ref_col b
            ... // accumulate matches in we
    }
    ...
}</pre>
```





forall i in indices.domain {





Vertex-centric intersect didn't initially GPU-ize

# ve vertion vertion

#### VC-CPU-Naïve

```
var intersect : [0..<numEdges] atomic real(32);
forall Z in srcIters by gridDim.z*blockDim.z {
  forall Y in destIters by gridDim.y*blockDim.y {
    forall X in isectIters by gridDim.x*blockDim.x {
        ... // bin-search
        intersect[writeAddr].add(1.0);
    }
  }
}</pre>
```







Vertex-centric intersect didn't initially GPU-ize

- 3D grid/block → Chapel pre-1.31 currently only supports 1D forall destination
  - Had to linearize to 1D with a very large index space

#### **VC-CPU-Naïve**

```
var intersect : [0..<numEdges] atomic real(32);</pre>
forall Z in srcIters by gridDim.z*blockDim.z {
  forall Y in destIters by gridDim.y*blockDim.y {
    forall X in isectIters by gridDim.x*blockDim.x {
      ... // bin-search
      intersect[writeAddr].add(1.0);
```

#### VC-CPU-Linearized

```
var intersect : [0..<numEdges] atomic real(32);</pre>
forall id in srcIters*destIters*isectIters {
  var nd id : 3*int = get ND ID(id);
  var zCount = nd id(2);
 while (zCount < zMax) {</pre>
    var yCount = nd id(1);
   while (yCount < yMax) {</pre>
      var xCount = nd id(0);
      while (xCount < xMax) {</pre>
        ... // bin-search
        intersect[writeAddr].add(1.0);
      xCount += gridDim.x*blockDim.x; }
    yCount += gridDim.y*blockDim.y; }
 zCount += gridDim.z* blockDim.z; }
```



ntersection

synergy.cs.vt.edu

17

Vertex-centric intersect didn't initially GPU-ize

 3D grid/block → Chapel pre-1.31 currently only supports 1D forall destination

Had to linearize to 1D with a very large index space

for-by loops → Chapel by clause doesn't GPU-ize yet

 GPU codes often increment by the thread count to keep co-executing threads aligned to memory

Had to replace with while-count

#### **VC-CPU-Naïve**

```
var intersect : [0..<numEdges] atomic real(32);</pre>
forall Z in srcIters by gridDim.z*blockDim.z {
  forall Y in destIters by gridDim.y*blockDim.y {
    forall X in isectIters by gridDim.x*blockDim.x {
      ... // bin-search
      intersect[writeAddr].add(1.0);
```

#### VC-CPU-Linearized

```
var intersect : [0..<numEdges] atomic real(32);</pre>
forall id in srcIters*destIters*isectIters {
  var nd id : 3*int = get ND ID(id);
 var zCount = nd id(2);
→while (zCount < zMax) {</pre>
    var yCount = nd id(1);
   while (yCount < yMax) {</pre>
      var xCount = nd id(0);
     while (xCount < xMax) {</pre>
        ... // bin-search
        intersect[writeAddr].add(1.0);
      xCount += gridDim.x*blockDim.x; }
    yCount += gridDim.y*blockDim.y; }
 zCount += gridDim.z* blockDim.z; }
```



ntersection



18

Vertex-centric intersect didn't initially GPU-ize

- 3D grid/block → Chapel pre-1.31 currently only supports 1D forall destination
  - Had to linearize to 1D with a very large index space
  - for-by loops → Chapel by clause doesn't GPU-ize yet
    - GPU codes often increment by the thread count to keep co-executing threads aligned to memory
    - Had to replace with while-count
  - Accumulate via atomicAdd → Chapel atomics don't GPU-ize yet
    - Had to call CUDA's via extern C

#### **VC-CPU-Naïve**

```
var intersect : [0..<numEdges] atomic real(32);</pre>
forall Z in srcIters by gridDim.z*blockDim.z {
 forall Y in destIters by gridDim.y*blockDim.y {
    forall X in isectIters by gridDim.x*blockDim.x {
      ... // bin-search
      intersect[writeAddr].add(1.0);
```

#### VC-CPU-Linearized

```
var intersect : [0..<numEdges] atomic real(32);</pre>
forall id in srcIters*destIters*isectIters {
  var nd id : 3*int = get ND ID(id);
 var zCount = nd id(2);
 while (zCount < zMax) {</pre>
   var yCount = nd_id(1);
   while (yCount < yMax) {</pre>
      var xCount = nd_id(0);
      while (xCount < xMax) {</pre>
        ... // bin-search
      intersect[writeAddr].add(1.0);
      xCount += gridDim.x*blockDim.x; }
   yCount += gridDim.y*blockDim.y; }
 zCount += gridDim.z* blockDim.z; }
```

#### VC-GPU

//replace atomic type .add() w/ extern call ex atomicAdd(c ptrTo(intersect), writeAddr, 1.0)

(↑ pseudo-code, see Github for real)



ntersection



- V∈ destination
  - Vertex-centric intersect didn't initially GPU-ize
  - 3D grid/block → Chapel pre-1.31 currently only supports
     1D forall
    - Had to linearize to 1D with a very large index space
  - for-by loops → Chapel by clause doesn't GPU-ize yet
    - GPU codes often increment by the thread count to keep co-executing threads aligned to memory
    - Had to replace with while-count
  - Accumulate via atomicAdd → Chapel atomics don't GPU-ize yet
    - Had to call CUDA's via extern C
  - But we were able to manage it
    - And Chapel mapped intermediate kernels to CPU → supporting incremental validation

#### VC-CPU-Naïve

```
var intersect : [0..<numEdges] atomic real(32);
forall Z in srcIters by gridDim.z*blockDim.z {
  forall Y in destIters by gridDim.y*blockDim.y {
    forall X in isectIters by gridDim.x*blockDim.x {
        ... // bin-search
        intersect[writeAddr].add(1.0);
    }
  }
}</pre>
```

#### **VC-CPU-Linearized**

```
var intersect : [0..<numEdges] atomic real(32);
forall id in srcIters*destIters*isectIters {
  var nd_id : 3*int = get_ND_ID(id);
  var zCount = nd_id(2);
  while (zCount < zMax) {
    var yCount = nd_id(1);
    while (yCount < yMax) {
      var xCount = nd_id(0);
      while (xCount < xMax) {
            ... // bin-search
            intersect[writeAddr].add(1.0);
      xCount += gridDim.x*blockDim.x; }
    yCount += gridDim.y*blockDim.y; }
    zCount += gridDim.z* blockDim.z; }
}</pre>
```

#### VC-GPU

```
//replace atomic type .add() w/ extern call
ex_atomicAdd(c_ptrTo(intersect), writeAddr, 1.0)
```

(↑ pseudo-code, see Github for real)





# How well did it perform?





## **Test Data**


Kmer A2a Protein *k*-mers V: 171M E: 361M @ Avg: 2.11 ਰ Range: 39 Std. Dev.: 0.56 Gini Index: 0.055 circuit5M Large circuit V: 5.56M E: 54.0M 있 Avg: 9.71 ਲ Range: 1.29M Ö Std. Dev.: 1357 Gini Index: 0.577







#### Road usa US roads V: 23.9M E: 57.7M @ Avg: 2.41 ਲ Range: 8 Std. Dev.: 0.93 Gini Index: 0.211

#### Road-roadNet-CA California roads V: 1.96M E: 5.52M % Avg: 2.82 Range: 11 Std. Dev.: 0.99







Delaunay\_n24

Random Triangulations V: 16.8M E: 101M

#Avg: 6.00 Range: 23 Std. Dev.: 1.34 Gini Index: 0.122



#### Soc-LiveJournal1

Social network

V: 4.85M E: 85.7M

⊕ Avg: 17.7

Range: 20.3K Std. Dev.: 52.0

Gini Index: 0.711

#### **Wikipedia-20070206**

Web page links

V: 3.57M

E: 84.8M # Avg: 23.8

ਰ Range: 188K Std. Dev.: 255

Gini Index: 0.759

#### **GL7d19**

Voroni differentials

Gini Index: 0.185

V: 1.96M E: 74.6M

@ Avg: 38.2

5 Range: 134 Std. Dev.: 6.73

Gini Index: 0.088

#### dielFilterV2real

Dielectric resonator

V: 1.16M

E: 47.4M Avg: 40.9

Range: 104

Std. Dev.: 16.1 Gini Index: 0.201



V: 952K

E: 41.5M Avg: 43.6

ਰ Range: 76

് Std. Dev.: 14.8 Gini Index: 0.183




#### **Stokes**

VLSI process sim.

V: 11.4M E: 516M

위 Avg: 45.1 Range: 1728 Std. Dev.: 61.8



#### Sc-msdoor

Medium Door

V: 416K

E: 18.8M 위 Avg: 45.1

Range: 76 Std. Dev.: 13.7

Gini Index: 0.166



#### Ca-coauthors-dblp

Coauthorship

V: 540K

E: 30.5M 

5 Range: 3298

△ Std. Dev.: 66.2 Gini Index: 0.544



8 Avg: 71.0

Gini Index: 0.558

#### Soc-orkut

Social network

V: 3.00M

Range: 27.5K Std. Dev.: 140

#### Hollywood-2009

**Costarring Actors** 

V: 1.14M E: 113M

8 Avg: 98.9

Range: 11.5K Std. Dev.: 272

Gini Index: 0.750



CFD of engine fan

V: 2.02M E: 325M

위Avg: 161

Range: 491 Ճ|Std. Dev.: 47.8

Gini Index: 0.155



22

Graph data and images CC-BY-4.0 from the SparseSuite Matrix Collection (https://sparse.tamu.edu/).


Preprocessed CSR binary files: https://chrec.cs.vt.edu/SYCL-Jaccard/HPEC22-Data/index.html





## Fallback of running GPU forall on CPU is functionally-portable

Great feature for validation, but don't expect GPU-tuned impl's to be performance-portable to CPU







## Fallback of running GPU forall on CPU is functionally-portable

Great feature for validation, but don't expect GPU-tuned impl's to be performance-portable to CPU


EC-GPU

**Chapel Version** 

But if we remove the fallback CPU columns...

Relative Performance (KernelTotal)

Chapel: pre-1.31 (d7664c9d81)





GPU: Nvidia RTX 3090




VC-CPU-Naive

VC-CPU-Linearized

VC-GPU

# GPU Performance is pretty good right out of the box








## GPU Performance is pretty good right out of the box

Room for tuning on the sparse end








## GPU Performance is pretty good right out of the box

· Room for tuning on the sparse end, but approaching parity on the denser end








Room for tuning on the sparse end, but approaching parity on the denser end

**Chapel Version** 

Chapel *outperforms* CUDA on a few inputs → Future work: Why? → tune CUDA

Relative Performance (KernelTotal)





Higher is better!



## What's next?

#### **Future Work**

- Understand performance gap and gains vs. CUDA
- Make more Chapel-idiomatic
  - Kernels: use array promotion
  - Generic CSR: abstract base class
- Implement other JS algorithms / optimizations
  - Consider distribution

#### **Wishlist**

- Chapel version of clang-format
- A pragma or attribute to name my kernels (for profiling & other tools)
  - Instead of picking out the right chpl\_gpu\_kernel## from assembly
- Native 2D/3D loops
- Warp/wavefront & sync primitives





## In Conclusion / Q&A

- We need more programmable GPU languages → Chapel looks good to this GPU dev!
- Chapel was reasonable to port to with a "C on GPUs" background
  - Kernels: Embarrassingly-parallel is easy, thread-collaboration less-so but achievable today
- GPU Chapel's programmability is less verbose than CUDA
  - "Chapel like a C programmer": kernels take 96% as many lines, and the whole program only 62%
  - Should improve as we familiarize → revisit kernels for promotion and generic CSR representation
- GPU Chapel's performance is slightly slower than CUDA, but within a shout
  - Between 0.51x and 1.98x performance, geo-mean 0.87x
- I am excited about Chapel and would recommend as an easier route to custom GPU kernels



Code: https://github.com/vtsynergy/Chapel-Examples Input data: https://chrec.cs.vt.edu/SYCL-Jaccard/HPEC22-Data/index.html



The work detailed herein has been supported in part by NSF I/UCRC CNS-1822080 via the NSF Center for Space, High-performance, and Resilient Computing (SHREC).






# Backup Slides





31

## Rudimentary *Explicit* RTTI: How we did it (C-style)







## Rudimentary RTTI: How we'd redo it (Chapel/OO-style)

