JasperGold Tutorial

Instructor: Lih-Yih Chiou

Speaker: Chun-Wen Yang

Date: 2022/10/05

EE

LPHPLAB VLSI Design LAB

Outline

- Concept of Formal Verification
- JasperGold Tool Guide
- Exercise

Outline

- Concept of Formal Verification
- JasperGold Tool Guide
- Exercise

Formal analysis

- The analysis requires to generate all possible stimulus every cycle
  - All value combinations on **inputs** and **undriven** wires at every cycle. For example, i1 and i2 of the DUV below.
  - All value combinations on **uninitialized** registers(ex:q2) at first cycle. For example, q2 of the DUV below.
  - Similar to simulating $random at every input/register for all possible random values



DUV = design under verification



Constraints

- Not all value combinations are legal, so use ***assume*** to tell formal what's legal
  - Only scenarios where assumptions are true will be considered
  - Formal throws away any stimulus that violates assumptions





Found scenario
that violates assumptions !



image from: https://melbournechapter.net/explore/open-trash-can-clipart/

Check

- Report when ***assert*** properties are violated
- Report when ***cover*** properties are hit



cover (q2 ##2 o1)

Found scenario
that hits cover!

Found scenario
that violates assertion!



Proof Results

Proven Unreachable
(Full Proof)

	Type	Bound
✓	Assert	Infinite
✗	Cover	Infinite

- Formal analyzed all reachable states
- Impossible to violate assertion
- Impossible to hit cover

Undetermined

	Type	Bound
?	Assert	7 -
?	Cover	7 -

- Formal analyzed a subset of all reachable states
- Assertion does not fail in these states
- Cover is not hit in these states

CEX Covered

	Type	Bound
✗	Assert	12
✓	Cover	49

- Formal found a state that hits a property
- Assertion failure
- Cover hit
- Waveform available



symbol	meaning
●	Assumption
■	Unprocessed property
⚡	Processing property
✗	Assert: Counterexample(CEX) found Cover: Proven as unreachable
✓	Assert: Proven as always true Cover: Cover trace found
?	Undetermined property

Outline

- Concept of Formal Verification
- **JasperGold Tool Guide**
- Exercise

JasperGold

- JasperGold is a platform developed by Cadence



Start Jasper Gold(1/2)

- Command: jg &(run in background)

```
|                                        | /usr/cad/CBDK/CBDK018_UMC
_Faraday_v1.0    |
================================================================
=================


#################################################################
##################
#
                #
#     Available Workstations: vlsicad6, vlsicad7, vlsicad8 & v
lsicad9          #
#     When you exceed disk quotas below, you can't modify or c
reate files!     #
#     When you leave, LOGOUT and SHUTDOWN the computer please!
                #
#     If there is any problem, contact Room 95316 please. Than
ks!              #
#
                #
#################################################################
##################
Disk quotas for user claire107 (uid 11198): none
vlsicad6:/home/user2/ms107/claire107 % cd JG_exercise/
vlsicad6:/home/user2/ms107/claire107/JG_exercise % jg &
```

Start Jasper Gold(2/2)



Analyzing Design and SVA Files (1/4)

- Click the ***Analyze*** wizard button.



Analyzing Design and SVA Files (2/4)

- Open design and SVA file



Tcl:

analyze -sv ./source/design/regfile.sv

analyze -sv ./source/properties/props.sva

Analyzing Design and SVA Files (3/4)

- If any errors or warnings show in the terminal window, you should modify your codes to avoid them.



Analyzing Design and SVA Files (4/4)

- syntax check pass



Elaborate Design Hierarchy (1/2)

- Click the ***Elaborate*** wizard button



Tcl: elaborate -top regfile

Elaborate Design Hierarchy (2/2)

- Elaborates the design hierarchy, synthesizes the netlist, and ex-tracts the embedded properties.



Specifying the Clock (1/2)

- Click the ***Clock Viewer*** button
- Right-click clk and select Declare Clock...



Specifying the Clock (2/2)



Tcl: clock clk

Specifying the Reset

- Click the ***Reset*** wizard button.



Tcl: reset -expression {rst}

Prove All (1/2)



Tcl: prove -all

Prove All (2/2)


(session_0) - JasperGold Apps (.../JG_exercise/jgproject) - Main
File Edit View Design Reports Application Window Help
cadence
Formal Property V...
Design Hierarchy
regfile (regfile)
props_i (props)
Property Table
Filter on name
Type | Name | Engine | Bound | Time | Task | Traces | Source
Assume | regfile.props_i.target_addr_stable_and_legal | ? | | 0.0 | <embedded> | 0 | Analysis Session
Assume | regfile.props_i.wr_data_equal_signature | ? | | 0.0 | <embedded> | 0 | Analysis Session
Cover (related) | regfile.props_i.wr_data_equal_signature:prec... | N | 1 | 0.1 | <embedded> | 1 | Analysis Session
Assert | regfile.props_i._assert_3 | N | 1 | 0.1 | <embedded> | 1 | Analysis Session
Cover (related) | regfile.props_i._assert_3:precondition1 | N | 1 | 0.1 | <embedded> | 1 | Analysis Session
cover trace found
counterexample(CEX) found
Design Hierarchy
Task Table
Total: 5
Filtered: 5
Selected: 0
Validity: 2:1:0:2
Run: 2:0:0:3
session_0
- error : 0 (0%)
covers : 2
- unreachable : 0 (0%)
- bounded_unreachable (user): 0 (0%)
- covered : 2 (100%)
- ar_covered : 0 (0%)
- undetermined : 0 (0%)
- unknown : 0 (0%)
- error : 0 (0%)
[<embedded>] %
Console
Lint Messages
Warnings / Errors
Proof Messages
Engine ready
Console input ready

Visualize (1/2)

- Double click the CEX to activate visualize window



Visualize (2/2)

- Drag signal from signal browser to check the value



Load Tcl file

- In Terminal : jg <scriptfile> &
- In JasperGold GUI : click ***Source*** button



Reload Tcl file

- Click ***Source Recent/Database Script*** button



Prove all again



Full prove


(session_0) - JasperGold Apps (.../JG_exercise/jgproject) - Main
File Edit View Design Reports Application Window Help
cadence
Formal Property V...
Design Hierarchy
regfile (regfile)
props_i (props)
Property Table
Filter on name
Type | Name | Engine | Bound | Time | Task | Traces | Source
Assume | regfile.props_i.target_addr_stable_and_legal | ? | | 0.0 | <embedded> | 0 | Analysis Session
Assume | regfile.props_i.wr_data_equal_signature | ? | | 0.0 | <embedded> | 0 | Analysis Session
Cover (related) | regfile.props_i.wr_data_equal_signature:prec... | N | 1 | 0.0 | <embedded> | 1 | Analysis Session
Assert | regfile.props_i._assert_3 | N (58) | Infinite | 8.7 | <embedded> | 0 | Analysis Session
Cover (related) | regfile.props_i._assert_3:precondition1 | Hp | 2 | 0.0 | <embedded> | 1 | Analysis Session
proven as always true
Total: 5 Filtered: 5 Selected: 1
Validity: 3:0:0:2 Run: 2:0:0:3
Design Hierarchy Task Table
session_0
- undetermined : 0 (0%)
- unknown : 0 (0%)
- error : 0 (0%)
covers : 2
- unreachable : 0 (0%)
- bounded_unreachable (user): 0 (0%)
- covered : 2 (100%)
- ar_covered : 0 (0%)
- undetermined : 0 (0%)
- unknown : 0 (0%)
- error : 0 (0%)
determined
determined
[<embedded>] %
Console Lint Messages Warnings / Errors Proof Messages
Engine ready
Console input ready

Outline

- Concept of Formal Verification
- JasperGold Tool Guide
- **Exercise**

Exercise (1/3)

- Complete property in SVA file to get full proof of Register File (design under verification, DUV)
- Step:
  - Download and *untar* JG_exercise.tar from Moodle
  - Follow steps in the previous slides(JasperGold tool guide) to verify the design
  - Modify props.sva of the DUV for “full proof”

Exercise (2/3)

- System structure



Note: mem[0] of “regfile” is hardwire to zero

Exercise (3/3)

```
module props(
  input clk,
  input rst,
  input wr_en,
  input [`ADDR_BITS-1:0] rd_addr,
  input [`ADDR_BITS-1:0] wr_addr,
  input [`REG_LENGTH-1:0] wr_data,
  input [`REG_LENGTH-1:0] rd_data
);
  /***** constraints *****/
  reg [`ADDR_BITS-1:0] target_addr;
  reg [`REG_LENGTH-1:0] GOLDEN_data;

  always@(posedge clk or posedge rst) begin
    if(rst)
      GOLDEN_data <= `REG_LENGTH'b0;
    else if(/* && */(wr_addr == target_addr))
      GOLDEN_data <= wr_data;
  end

  target_addr_stable_and_legal: assume property(
    @(posedge clk) disable iff(rst)
    ($stable(target_addr) /* && another target_addr constraints when write data into register */)
  );// keep address same through out the whole simulation

  /******** verify *******/
  data_integrity_0: assert property(
    @(posedge clk)disable iff(rst)
    ((rd_addr == target_addr) |-> (rd_data == GOLDEN_data))
  );
  data_integrity_1: assert property(
    @(posedge clk)disable iff(rst)(
    (rd_addr == `ADDR_BITS'b0) |-> (rd_data == `REG_LENGTH'b0))
  );

endmodule

  //bind props to regfile
  bind regfile props props_i(.*);//connect all ports by name
```

Thanks for your participation and attendance !

Reference

- JasperGold Formal Verification Platform (Apps)