

PHPLAB Si Design LAB

Outline

- Concept of Formal Verification
- JasperGold Tool Guide
- Exercise



LPHPLAB VLSI Design LAB


Outline

- □ Concept of Formal Verification
- JasperGold Tool Guide
- Exercise



Formal analysis


- The analysis requires to generate all possible stimulus every cycle
 - ☐ All value combinations on **inputs** and **undriven** wires at **every** cycle. For example, i1 and i2 of the DUV below.
 - ☐ All value combinations on **uninitialized** registers(ex:q2) at first cycle. For example, q2 of the DUV below.
 - ☐ Similar to simulating \$random at every input/register for all possible random values






Constraints

- Not all value combinations are legal, so use assume to tell formal what's legal
 - Only scenarios where assumptions are true will be considered
 - Formal throws away any stimulus that violates assumptions



Check

- Report when assert properties are violated
- Report when *cover* properties are hit





PHPUMB SI Design LAB

Proof Results

Proven Unreachable (Full Proof)

Undetermined

CEX Covered

| Y | Type ∠ 🔻 | Bound | |
|----------|----------|----------|--|
| ✓ | Assert | Infinite | |
| × | Cover | Infinite | |

| Y | Type 🔻 | Bound |
|-------------|--------|-------|
| | Assert | 7 - |
| ? | Cover | 7 - |

| T | Type △ 🏻 | Bound |
|----------|----------|-------|
| × | Assert | 12 |
| ✓ | Cover | 49 |

- Formal analyzed all reachable states
- Impossible to violate assertion
- Impossible to hit cover

- Formal analyzed a subset of all reachable states
- Assertion does not fail in these states
- Cover is not hit in these states

- Formal found a state that hits a property
- Assertion failure
- Cover hit
- Waveform available

| | | | 7 | \Box | _ |
|--------|---|---|---|--------|---|
| \neg | | | _ | | |
| | _ | _ | | | _ |

| symbol | meaning |
|----------|--|
| | Assumption |
| | Unprocessed property |
| <u>X</u> | Processing property |
| × | Assert: Counterexample(CEX) found Cover: Proven as unreachable |
| ✓ | Assert: Proven as always true Cover: Cover trace found |
| 2 | Undetermined property |



PHPLMB LSI Design LAB


Outline

- Concept of Formal Verification
- ☐ JasperGold Tool Guide
- Exercise



JasperGold

JasperGold is a platform developed by Cadence




Start Jasper Gold(1/2)

Command: jg &(run in background)


```
/usr/cad/CBDK/CBDK018 UMC
 Faraday v1.0
      Available Workstations: vlsicad6, vlsicad7, vlsicad8 & v
lsicad9
      When you exceed disk quotas below, you can't modify or c
reate files!
      When you leave, LOGOUT and SHUTDOWN the computer please!
      If there is any problem, contact Room 95316 please. Than
ks!
Disk quotas for user claire107 (uid 11198): none
vlsicad6:/home/user2/ms107/claire107 % cd JG exercise/
vlsicad6:/home/user2/ms107/claire107/JG exercise 🖁 jg 🗞
```

Start Jasper Gold(2/2)




Analyzing Design and SVA Files (1/4)

Click the Analyze wizard button.



Analyzing Design and SVA Files (2/4)

Open design and SVA file




Tcl:

analyze -sv ./source/design/regfile.sv analyze -sv ./source/properties/props.sva




Analyzing Design and SVA Files (3/4)

If any errors or warnings show in the terminal window, you should modify your codes to avoid them.



Analyzing Design and SVA Files (4/4)


syntax check pass



LPHPLHR VLSI Design LAB


Elaborate Design Hierarchy (1/2)

Click the *Elaborate* wizard button




Elaborate Design Hierarchy (2/2)

Elaborates the design hierarchy, synthesizes the netlist, and ex-tracts the embedded properties.




Specifying the Clock (1/2)

- Click the Clock Viewer button
- ☐ Right-click clk and select Declare Clock...



LPHPLMB VLSI Design LAB

Specifying the Clock (2/2)




Tcl: clock clk




Specifying the Reset

Click the Reset wizard button.




Prove All (1/2)



Tcl: prove -all




Prove All (2/2)




Visualize (1/2)

Double click the CEX to activate visualize window




Visualize (2/2)

Drag signal from signal browser to check the value




Load Tcl file

- In Terminal : jg <scriptfile> &
- In JasperGold GUI : click Source button




Reload Tcl file


Click Source Recent/Database Script button



Prove all again



Full prove



LPHPLMB VLSI Design LAB

Outline

- Concept of Formal Verification
- JasperGold Tool Guide
- Exercise






Exercise (1/3)

- Complete property in SVA file to get full proof of Register File (design under verification, DUV)
- ☐ Step:
 - Download and untar JG_exercise.tar from Moodle
 - ☐ Follow steps in the previous slides(JasperGold tool guide) to verify the design
 - Modify props.sva of the DUV for "full proof"

Exercise (2/3)

System structure



Note: mem[0] of "regfile" is hardwire to zero



Exercise (3/3)

```
module props(
  input clk,
  input rst,
  input wr en,
  input [ ADDR BITS-1:0] rd addr,
  input [`ADDR BITS-1:0] wr addr,
  input [`REG LENGTH-1:0] wr data,
  input [`REG LENGTH-1:0] rd data
  /**** constraints ****/
  reg [`ADDR BITS-1:0] target addr;
  reg [`REG LENGTH-1:0] GOLDEN data;
  always@(posedge clk or posedge rst) begin
    if(rst)
      GOLDEN data <= `REG_LENGTH'b0;</pre>
    else if (/* && */(wr_addr == target_addr))
      GOLDEN data <= wr data;
  end
  target addr stable and legal: assume property(
    @(posedge clk) disable iff(rst)
    ($stable(target_addr) /* && another target_addr constraints when write data into register */
  );// keep address same through out the whole simulation
  /****** verify ******/
  data integrity 0: assert property(
    @(posedge clk)disable iff(rst)
    ((rd addr == target addr) |-> (rd data == GOLDEN data))
  data integrity 1: assert property(
    @(posedge clk)disable iff(rst)(
    (rd_addr == `ADDR_BITS'b0) |-> (rd_data == `REG_LENGTH'b0))
  );
endmodule
  //bind props to regfile
  bind regfile props props i(.*);//connect all ports by name
```





Thanks for your participation and attendance!



PHPLMB SI Design LAB

Reference

JasperGold Formal Verification Platform (Apps)

