

4-BIT COMPARATOR

A=B

Recall the 1-bit comparator circuit we saw above. The equation for the $A=B$ condition was $A \oplus B$. Let's call this x . Taking a look at the truth table above, $A=B$ is true only when ($A_3=B_3$ and $A_2=B_2$ and $A_1=B_1$ and $A_0=B_0$). Hence

$$Z(A=B) = A_3B_3 \cdot A_2B_2 \cdot A_1B_1 \cdot A_0B_0 = x_3x_2x_1x_0$$

A>B

Since there are multiple occasions where this particular condition is high, we will OR (add) each of those individual occasions. We find the first instance of $A>B$ at the top of the table where $A_3>B_3$. For this to be possible in a binary system, A_3 has to be equal to 1, and B_3 has to be equal to 0. Since there are only 0s and 1s in a binary system. We can represent this as A_3B_3' . Moving on to the next instance of $A>B$, we can see that it occurs at $A_3=B_3$ and $A_2>B_2$. From the equation for $A=B$ above, $A_3=B_3$ can be represented as x_3 . And this entire instance can be written as $x_3A_2B_2'$. Similarly, deriving equations for the remaining instances, we get the following equation


$$X(A>B) = A_3B_3' + x_3A_2B_2' + x_3x_2A_1B_1' + x_3x_2x_1A_0B_0'$$

A<B

Employing the same principles we used above, we get the following equation

$$Y(A<B) = A_3'B_3 + X_3A_2'B_2 + X_3X_2A_1'B_1 + X_3X_2X_1A_0'B_0$$

Designing the circuit based on the above equations, we get the following logic diagram for a 4-bit comparator.



RTL CODE

```
module four_bit_comparator(input [3:0]A, [3:0]B,output G, e, L);  
assign e = (A == B);  
assign L = (A < B);  
assign G = (A > B);  
endmodule
```

TESTBENCH:

```
module testbench;  
    reg [3:0]A;  
    reg [3:0]B;  
    wire G,e,L;  
    four_bit_comparator C1 (A,B,G,e,L);  
    initial  
        begin  
            $dumpfile(".vcd");  
            $dumpvars(1);  
        end  
    initial  
        begin  
            repeat(20)  
                begin  
                    A=$random;B=$random();  
                    #10;  
                end  
            end  
        end  
    initial  
        begin
```

```
#50 $finish();  
  
end  
  
endmodule
```

