Charchita Kuppa
Bellevue, WA 98007 | Email: charchita.kuppa@gmail.com | Contact No: (425) 638-3975

Education

Center for Development of Advanced Computing, NAGPUR   **(August 2011 - March 2012)**
PG Diploma in VLSI   72.78%

Jawahar Lal Nehru Technological University   **(October 2006 - May 2010)**
Bachelor of technology in Electronics and Communication   77.49%
Engineering

Technical Skills

Programming languages: C, C++, Verilog
Tools and Technologies: CANTATA++, Vector Cast, Tasking Compiler, MPLAB, Xilinx ISE.
Operating System: Linux, Windows
Hardware: Embedded Platforms - AVR Atmega128 from Atmel
ISTQB - Foundation Level Certified in Software Testing(Certificate No: ITB-CTFL-0072711)

Work Experience

Software engineer, Cyient Limited, Hyderabad   **(September 2015 – August 2016)**
- Worked on implementation of various features of European Rail Traffic Management system.
- Requirement analysis, Development of test plan and test cases are performed for different Baselines by using Vector Cast Tool. Test cases are implemented using C++.

Contract assignee, CMC Limited, Hyderabad   **(October 2013 – July 2015)**
- Involved in Implementation of System Mode Controller and Steering Torque controller of Electric Power Steering System.
- Requirement Analysis, Test Plan Preparation and Unit testing activity are performed for different Baselines of the EPS Software by using CANTATA++ tool, test cases are implemented using C++.

Freelance – Developer, ServoMax India private limited, Hyderabad (October 2012 – September 2013)
- Developed sensing and data logging systems for the analysis of solar panel performance. The voltage and current generated by panels are measured and logged in different test conditions to derive the performance curve for generated power vs. time.
- Designed voltage, current sensing circuits and Data logger design using C, MPLAB8 IDE tool. Performed analysis based on graphs obtained from data.

Assistant software engineer ,Silicon interfaces, Mumbai   **(March 2012 - August 2012)**
- Handled the RTL Design and Verification of USB2.0 Transceiver Macro cell Interface also developed test benches using Verilog and Intel UTMI specification.
- This block handles the low-level USB protocol and signaling. The primary focus of this block is to shift the clock domain of the data from the USB 2.0 rate to one that is compatible with the general logic in the ASIC.

Academic projects

Dot Matrix Display
- Designed dot matrix display using AVR ATmega 16. Coding and debugging of LED dot matrix scrolling and still displays are implemented using C in AVR studio 5.0 platform.
- Message length is not limited, display is brightly glowing and distinctly visible even in dark environment.