



CPU6502 Instruction Manual v2.1

©2005 Sunplus Technology, Co., Ltd. ALL RIGHTS RESERVED

Sunplus Technology reserves the right to change this documentation without prior notice. Information provided by Sunplus Technology is believed to be accurate and reliable. However, Sunplus Technology makes no warranty for any errors which may appear in this document. Contact Sunplus Technology to obtain the latest version of device specifications before placing your order.

No responsibility is assumed by Sunplus Technology for any infringement of patent or other rights of third parties which may result from its use. In addition, Sunplus products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Sunplus.

If you have suggestions on this documentation which can better serve your needs, please contact:

Sunplus Technology No. 19, Innovation Road 1, Science-Based Industrial Park, Hsin-Chu, Taiwan, R.O.C.

FAX: 886-3-578-4418



CONTENT

Stack 10 Stack Pointer (SP) 11 Addressing Mode 12 Immediate addressing mode 12 Absolute addressing mode 13 Absolute indexed addressing mode 14 Zero Page Addressing Mode 15 Zero Page Indexed addressing Mode 16 Implied addressing mode 17 Accumulator addressing mode 17 Indexed indirect addressing mode 18 Indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLP 28 CLP 30 CMP 30 CPX 31 CPY 31 DEC 32	Revision History	
Status Register (P) 9 Stack	•	A
Stack 10 Stack Pointer (SP) 11 Addressing Mode 12 Immediate addressing mode 12 Absolute addressing mode 13 Absolute indexed addressing Mode 14 Zero Page Addressing Mode 15 Zero Page Indexed addressing Mode 16 Implied addressing mode 17 Accumulator addressing mode 17 Indexed indirect addressing mode 18 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEO/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 DEC 32 DEX 33	•	
Stack Pointer (SP) 11 Addressing Mode 12 Immediate addressing mode 12 Absolute addressing mode 13 Absolute indexed addressing mode 14 Zero Page Addressing Mode 15 Zero Page Indexed addressing Mode 16 Implied addressing mode 17 Accumulator addressing mode 17 Indexed indirect addressing mode 18 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 DEC 32 DEX 32 DEX 32	- , ,	
Addressing Mode 12 Immediate addressing mode 12 Absolute addressing mode 13 Absolute indexed addressing mode 14 Zero Page Addressing Mode 15 Zero Page Indexed addressing Mode 16 Implied addressing mode 17 Accumulator addressing mode 17 Indexed indirect addressing mode 18 Indirect Indexed addressing mode 20 Relative addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BM//BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 33		
Immediate addressing mode 12 Absolute addressing mode 13 Absolute indexed addressing mode 14 Zero Page Addressing Mode 15 Zero Page Indexed addressing Mode 16 Implied addressing mode 17 Accumulator addressing mode 17 Indexed indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Stack Pointer (SP)	11
Absolute addressing mode	Addressing Mode	12
Implied addressing mode 17 Accumulator addressing mode 18 Indexed indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Immediate addressing mode	12
Implied addressing mode 17 Accumulator addressing mode 18 Indexed indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Absolute addressing mode	13
Implied addressing mode 17 Accumulator addressing mode 18 Indexed indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Absolute indexed addressing mode	14
Implied addressing mode 17 Accumulator addressing mode 18 Indexed indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Zero Page Addressing Mode	15
Implied addressing mode 17 Accumulator addressing mode 18 Indexed indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Zero Page Indexed addressing Mode	16
Indexed indirect addressing mode 18 Indirect addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Implied addressing mode	17
Indexed indirect addressing mode 18 Indirect addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Accumulator addressing mode	17
Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEX 32 DEY 33	Indexed indirect addressing mode	18
Relative addressing mode 21 Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEX 32 DEY 33	Indirect addressing mode	19
Format of Assembly Language Instruction 22 Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Indirect Indexed addressing mode	20
Instructions 23 ADC 23 AND 24 ASL 25 BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLR 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	Relative addressing mode	21
ADC		
AND	Instructions	23
ASL	ADC	23
BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLR 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	AND	24
BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS 26 BIT 27 CLC 28 CLD 28 CLI 28 CLR 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	ASL	25
CLC 28 CLD 28 CLI 28 CLR 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS	26
CLD 28 CLI 28 CLR 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33		
CLI 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	CLC	28
CLR 28 CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	CLD	28
CLV 30 CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	CLI	28
CMP 30 CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	CLR	28
CPX 31 CPY 31 DEC 32 DEX 32 DEY 33	CLV	30
CPY 31 DEC 32 DEX 32 DEY 33	CMP	30
DEC	CPX	31
DEX	CPY	31
DEY33	DEC	32
	DEX	32
EOR33	DEY	33
	EOR	33



INC	34
INV	34
INX	35
INY	36
JMP	36
JSR	37
LDA	
LDX) 37
LDY	38
LSR	39
NOP	39
ORA	40
PHA	40
PHP	41
PLA	41
PLP	41
ROL	42
ROR	43
RTI	43
RTS	43
SBC	44
SEC	
SED	45
SEI	45
SET	
STA	47
STX	
STY	
TAX	
TAY	
TST	
TSX	
TXA	
TXS	
TYA	
nmary of Available Instruction set for each CPU Type	
j c	



Revision History

D	D-1	_	D '
Revision	Date	By	Remark
V2.1	09/13/2005	Joe Chuang	 Added SPCP bodies in the 65N02 and CPU12 body lists (page.7) Changed the name "Sunplus code" to "CPU12" in the tables of the Instructions
V2.0	12/08/2004	Bean Wang	Page 9: Remove B Flag of status register(P)
V2.0	12/06/2004	bean wang	Was: P: {N,V,X,B,D,I,Z,C}. (X: Not Used) Now: P: {N,V,X,X,D,I,Z,C}. (X: Not Used) Page 27: Remove BRK instruction Page 23~57: Add 65b02 instruction.
			Page 25: ASL aaaa, X Modify: No. Cycle of 65n02 from 7 to 6*.
			Page 36: JMP(aaaa)
			Modify: No. Cycle of 65n02, 65r02, 65s02, Sunplus Code from 3 to 6.
			Page 39: LSR aaaa, X Modify: No. Cycle of 65n02 from 7 to 6*.
			Page 42: ROL aaaa, X
			Modify: No. Cycle of 65n02 from 7 to 6*.
			Page 43: ROR aaaa, X
1/4.0	00/00/0004	1.14.01	Modify: No. Cycle of 65n02 from 7 to 6*.
V1.9	02/06/2004	J. K. Chen	Page 30: CMP Was: C: Set if a "borrow" not occurred. (A > M)
			Now: C: Set if a "borrow" not occurred. (A > IM)
			Page 31: CPX
			Was: C: Set if a "borrow" occurred (data > X).
			Now: C: Set if a "borrow" not occurred. (X > = data)
			Page 31: CPY
			Was: C: Set if a "borrow" occurred (data > Y).
			Now: C: Set if a "borrow" not occurred. (Y > = data) Page 7: remove the CPU type table
			Page 38: LDX
			Zero Page, (LDX aa, Y), Sunplus Opcode changed from E9H to B9H.
		.(7)	Page 38:
			65r02 and Sunplus Code supports LDX aaaa. Page 44: SBC
	4		Was: C: Set if there is no "borrow" occurred. (M > A).
			Now: C: Set if there is no "borrow" occurred. (A > M).
V1.8	12/25/2002	Michael Lin	Page 27: BIT:
			Set if the bit7 of the result is 1 -> set if the memory bit7 of the result is 1.
			Set if the bit6 of the result is 1 → set if the memory bit6 of the result is 1. Correct the STA, STX, STY, TXS to no effect on status register
V1.7	01/07/2002	Michael Lin	Page 41
2			Origin: "PLA" takes no effect on any status flag
			Modified: "PLA" affect the "N" and "Z" flags.
1,0			Origin: "PLP" takes no effect on any status flag.
1/4.0	00/00/0004	Mishaallia	Modified: "PLP" affects all status flags.
V1.6	08/30/2001	Michael Lin	Page 31 Modify:
			From: C: Set if a "borrow" occurred. (M > A)
			To: C: Set if a "borrow" not occurred (A > M)



Revision	Date	Ву	Remark
V1.5	03/19/2001	Michael Lin	Modify:
			From: ADC (aa), Y: 6502 Opcode = 1EH
			To: ADC (aa), Y: 6502 Opcode = 71H
V1.4	12/12/2000	Michael Lin	Page 44, SBC
			Origin: C: Set if there is a "borrow" occurred. (M > A).
			Modify to: C: Set if there is no "borrow" occurred. (M > A).
V1.3	09/08/2000	Michael Lin	Page 7
1/4.0	07/40/0000	NATION OF LINE	Update the CPU type of IC. The X2s.,exe is updated to v2.78, 09/08
V1.2	07/18/2000	Michael Lin	Page 44
			Origin: SBC: (A-M -C) → A, C
			Modify to:
			SBC: $(A-M - C) \rightarrow A, C$
			. 0
			-0, ///
		C	
		S	
		OUS	
		QUE	
		1811/5	
		i Plus	
	S	RIVE	
	S	RIVE	
	S		
	S		
	S	Res	
	S		
	SIS		
√.Ŏ			
ÇÓ			
Ko			
Ko			
ÇÓ			



General Description

This manual intends to guide users through the 6502 Instruction sets. All 6502 instructions are listed in alphabetical order. However, not all 6502 instructions or addressing modes are available in all SUNPLUS CPUs. To list the types of SUNPLUS CPU, please obtain a tool, named x2s.exe, and apply the following syntax in a DOS command line:

C:\>x2s /s

Patch-up Tool CopyRight(c) Sep 08 2000 by SUNPLUS. 2500AD Object Code Convert Program Ver 2.78

The corresponding Instruction Set to each body is:

65B02 (Full Set): SPMC652,ECMC653

SPL61A, SPL130A, SPL191A, 65N02 (Full Set): (see note.2)

SPDC256A.SPDC512A.SPDC512B.

SPDC1000A,SPDC1000B

SPLB10A,

SPCP05A, SPCP06A, SPCP08A,

SPCP16A, SPCP18A, SPCP25A, SPCP26A,

SPCP825A, SPCP826A, SPCP835A

SPF02A, SPL02C, SPL02D, 65R02 (Reduce+BIT+TXA+TAX):

> SPL03B, SPL03C. SPL05A, SPL05B, SPL06A, SPL06B, SPLB20A, SPLB20A1, SPLB21A, SPLB22A, SPLB23A, SPLB24A, SPLB25A, SPLB26A SPL128A, SPLG01

65S02 SPF06A1,SPF18A1,SPF20A, (Only Reduce Set

SPF30A1,SPF30B,

SPL02A

CPU12 / CPU8: (Reduced instructions+BIT+TXA+TAX)

SPCxxx,SPCRxx,SPMCxx, SPFA64A, SPFA120A, SPL08A, SPL08A1, SPL081A, SPL10A, SPL15A, SPL15B, SPL25B, SPL25C, SPL30A, SPL31A,SPL60A,SPL190A,


SPCP02A

1. Since x2s.exe is updated from time to time, be sure to use the newest version of x2s.exe

2. The CPU type 65N02 has two kinds of body, the one uses standard 6502 OP code, the other one uses Sunplus OP code. Please refer to the programming guide of the individule body.




Register



Register	Size	Description
Accumulator (A)	8 Bit	Accumulator is the only register that can be used for arithmetic or
		logic operation such as ADD, SUB, AND, OR and EOR and store
		the result in it.
Index Register X	8 Bit	X is an index register which can be used as a memory buffer, a
		offset, or a counter.
Index Register Y	8 Bit	Y is an index register which can be used as a memory buffer, a
6	×	offset, or a counter.
Program	16 Bit	PC is a 16-bit register. Program Counter points to an address
Counter(PC)		location where an instruction is held and waits to be executed by
		CPU next. When CPU fetches one instruction to execute, PC is
	"	incremented to the next location in memory from which the next
		instruction to be executed will be taken unless a branch is
		occurred that will lead PC points to the specified address location.
Stack Pointer(SP)	8 Bit	Stack Pointer is an 8-bit register. Normally, SP is used for
		storing return address, data of status register or temporary data.
Status Register (P)	8 Bit	Status Register usually offers information on result of previous
		instruction executed.



Status Register (P)



* Note: Not all instructions affect Status Register. A detailed instruction description will be

Sunplus reserves the rights to change this documentation without prior notice. $\begin{tabular}{ll} 9. \\ \hline \end{tabular}$


09/13/2005

discussed in later section.



Stack

In normal use, stack can be used as storing return address, temporary data or register's content. A stack has the property that the last item placed on the stack will be the first item removed. This property is commonly referred to as last in, first out, or simply **LIFO**. A diagram is shown as follows:




In push activity, a value of 30 is pushed first. Then, a value of 40 is pushed. Thus, the value of 40 is now stored on the top on stack. After all values stored in the stack, the value order is 60, 50, 40, 30.

Now, in pop activity, the value of 60 will be popped out first. Second, the value of 50 will be popped. Then, 40 and 30 will be popped out in order. Stack is empty after all the values are popped.




Stack Pointer (SP)

Stack Pointer is a pointer which usually points to an available location where can be stored pushed data. Normally, stack pointer is extended from FF to 00 in CPU 12. When data is pushed onto stack, stack pointer will decrease by 1. When data is pulled (popped) from stack, stack pointer is increased by 1.



Stack Pointer, Push

First of all, a data 0ABH is pushed onto stack; then, the stack pointer points to the address location \$FE. Second, a data of 0CDH is pushed onto stack and the stack pointer then points to the address location \$FD. Third, a data of 0EFH is pushed onto stack and the stack pointer is now pointing to the address location \$FC.



In the pop activity, the stack pointer will be increased by 1 first; then stack pops the value of 0EFH. The stack pointer is now pointing to the address location \$FD. When pop acts again, stack pointer will be increased by 1 again; then pops the value of 0CDH. At this moment, the stack pointer is pointing to the address location \$FE. Finally, the stack pointer is increased by 1 and pops the value of 0ABH. Now, the stack pointer is pointing to the original address location \$FF. Note that if stack now pops again, the stack pointer will point to location \$00. This is an illegal stack activity since the bottom of stack is \$FF.



Addressing Mode

Immediate addressing mode

There is one byte in an immediate addressing mode.

Operation: **OP-code** #dd


where #dd can be:


binary: #%0000001 or #00000001B

decimal: #01 or #01D hexdecimal: #01H or #\$01

Example:

AND #\$08





Example:

Given: A=7EH

AND #88H

Result:

88 AND 7E → 08H

 $08H \rightarrow A$ (08H stored in A)




Absolute addressing mode


The absolute addressing mode uses two bytes (adr 16) to specify a memory address. The adr 16 may be the address of a byte of data or the beginning address for the next instruction.

Operation: OP-code Adr16

Example:

AND \$0030








Absolute indexed addressing mode


The absolute indexed addressing mode uses two-part (adr 16 and X) to specify a memory address.

Operation : OP-code Adr 16, X

Example:

LDA \$0500,X





The new address is \$500 + \$02 = \$502. This operation will copy the data of \$502 to Accumulator. Therefore, Accumulator contains A8.



Zero Page Addressing Mode


The zero page addressing mode uses the low-order byte of the address in page zero (adr 08) to specify a memory address.

Operation: **OP-Code** Adr 08

Example:

LDA \$28

N	V		D	-	Z	С
!	-		-	-	!	-0



Copy data from location \$28 to Accumulator.



Zero Page Indexed addressing Mode

The zero page indexed addressing mode uses two-part (adr 08 and X) to specify a memory address.

Data Memory

Operation: **OP-Code** Adr 08, X

Example:

LDX #\$20 LDA #\$77 STA \$60, X

shill Jee 36 Α 77 X 02 SP B6 PC mm mm 0080

=\$80 The new address = \$60 + \$20 = \$80 Store #77H into \$80.

\$20 + \$60 = \$80



Implied addressing mode

The implied addressing mode does not have any address.

Operation: **OP-Code**

Example:

TAX; To transfer data from accumulator to register X.

CLC; To clear carry


Accumulator addressing mode


The accumulator addressing mode does not have any address. The instruction operates on the data in the accumulator.

Operation: OP-Code

Example:

ROL Rotate Left with Carry
ROR Rotate Right with Carry








Indexed indirect addressing mode


The pre-indexed indirect addressing mode uses " (adr 08 and X)" to specify a memory address. Only register X can be used in this mode. The pre-indexed indirect address is a zero-page indexed direct address. Thus, the valid address must be on page zero.

(Adr 08, X) Operation: **OP-Code**

Example:

AND (\$20, X)







Indirect addressing mode


Index addressing mode can only use JMP instruction.

Operation: **JMP** (Adr)

Example:

JMP (\$31FE)

Data Memory



PC=ppqq



Indirect Indexed addressing mode


Indirect Indexed addressing mode can only be applied for Y index register.

Operation: Opcode (aa), Y

Example:

LDA (\$20), Y

N	V		D	I	Z	С
!	-		-	-	!	-






Relative addressing mode

The relative addressing mode uses (adr 08) to specify a memory address. The relative addressing mode only uses with the branch instructions. The maximum branch forward is 127 bytes and the maximum branch backward is 128 bytes.

Operation: OP-Code Adr 08

Example:





Format of Assembly Language Instruction

There are four parts of assembly language instruction.

[label:] OP-code [operand][; comment]

[]: represents optional item.

address. Some rules should be applied:

• Start in column 1 or use a colon (:) at the end of a label.

• Start with a letter.

• Do not use the name of OP-code or register.

• 1 to 32 characters

• Avoid special symbols

OP-Code field It is an instruction field.

OP-Code is a single byte, operand field is omitted. When the address mode is immediate, it is a byte of data. It is a symbol for a location where a byte of data is found. It is a label when it refers to a program

address.

Comment field The comment field will increase the program's readability. A semicolon

(;) should be placed at the beginning of comment.

For example:

LDA #00 ; load data 00 to A

STA Counter; load value of A into Counter

Note: A space is needed between two fields.



Instructions

ADC

Add to Accumulator with Carry, $(A+M+C) \rightarrow A$, C

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode		Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Immediate	ADC #dd	69H	56H	2	. 2	2	C 2	2	2
Zero Page	ADC aa	65H	17H	2	3	3	3	3	3
Zero Page, X	ADC aa, X	75H	1FH	2	4	4	Х	Х	Х
Absolute	ADC aaaa	6DH	57H	3	4	4	Х	Х	Х
Absolute, X	ADC aaaa, X	7DH	5FH	3	4	4*	Х	Х	Х
Absolute, Y	ADC aaaa, Y	79H	5EH	3	4	4*	Х	Х	Χ
(Indirect, X)	ADC (aa, X)	61H	16H	2	6	6	Х	Х	Х
(Indirect), Y	ADC (aa), Y	71H	1EH	2	6	5*	Χ	Х	Х

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V	D	ፓ ፲	Z	С
!	!	*			!

- N: Set if result is negative
- V: Set if arithmetic overflow occurs.
- Z: Set if result is 0
- C: Set if there is a carry from the most significant bit of the result.
- D: * if set to 1, the ADC performs decimal operation.



AND

AND memory data with Accumulator, (A^M) → A

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode		Available Instruction & No. Cycles				
	Form		-	٠	65b02	65n02	65r02	65s02	CPU12
Immediate	AND #dd	29H	54H	2	2	2	2	2	2
Zero Page	AND aa	25H	15H	2	3	3	3	3	3
Zero Page, X	AND aa, X	35H	1DH	2	4	4	X	Х	Х
Absolute	AND aaaa	2DH	55H	3	4	4	Х	Х	Х
Absolute, X	AND aaaa, X	3DH	5DH	3	4	4*	Х	Χ	Х
Absolute, Y	AND aaaa, Y	39H	5CH	3	4	4*	Χ	Х	Х
(Indirect, X)	AND (aa, X)	21H	14H	2	6	6	Х	Х	Х
(Indirect), Y	AND (aa), Y	31H	1CH	2	6	5*	Х	Х	X

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V			D		Z	С
!	1			-		.! (-
N: Set	if resu	ult is n	egativ	е	•	X	
Z: Set	if resu	ılt is 0	~	O,		0	
					1		
		C		X(3		
)				
)				



ASL

Accumulator Shift Left

7	6	5	4	3	2	1	0
C 							← 0

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode		Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Accumulator	ASL A	0AH	C0H	1	2	2	Х	Х	Х
Zero Page	ASL aa	06H	81H	2	5	5	Х	Χ	Х
Zero Page, X	ASL aa, X	16H	89H	2	6	6	Χ	Χ	Х
Absolute	ASL aaaa	0EH	C1H	3	6	6	Χ	Χ	Х
Absolute, X	ASL aaaa, X	1EH	С9Н	3	6	6*	Χ	Χ	Х

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

	Ν	V		D	1	Z	С
1	!	-		-		.! (

N: Set if result is negative

Z: Set if result is 0

C: Set if the bit shifted from the most significant bit is 1 .



BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS

Branch to aa if condition is true.

The range of relative addressing is -128 (backward) and +127 (forward) bytes.

Assembly Language	Condition	6502 Opcode	Sunplus Opcode	No. Bytes	Available Instruction & No. Cycles)	
Form					65b02	65n02	65r02	65s02	CPU12
BCC aa	C=0	90H	28H	2	2***	2**	2**	2**	2**
BCS aa	C=1	В0Н	38H	2	2***	2**	2**	2**	2**
BEQ aa	Z=1	F0H	ЗАН	2	2***	2**	2**	2**	2**
BMI aa	N=1	30H	18H	2	2***	2**	2**	2**	2**
BNE aa	Z=0	D0H	2AH	2	2***	2**	2**	2**	2**
BPL aa	N=0	10H	08H	2	2***	2**	2**	2**	2**
BVC aa	V=0	50H	0AH	2	2***	2**	2**	2**	2**
BVS aa	V=1	70H	1AH	2	2***	2**	2**	2**	2**

^{**} Add 1 clock cycle if branch occurs to the same page.

Add 2 clock cycles if branch occurs to different page.

^{***} Add 1 clock cycle if branch occurs.

N	V		D.	1 4	Z	C
-	1				-	-



BIT

Test bit in memory with Accumulator

Addre	essing	Assembly	6502	Sunplus	No.	. Available Instruction			•	
mo	ode	Language	Opcode	Opcode	Bytes		& No. Cycles			4
		Form				65b02	65n02	65r02	65s02	CPU12
Zero	Page	BIT aa	24H	11H	2	3	3	3	Х	3
Abs	olute	BIT aaaa	2CH	51H	3	4	4	4	X	4
X: Not	X: Not available.									
N	V		D I	Z C	<u>; </u>					
!	!			! -		0	00			
N: Set	t if mem	ory bit7 of th	ne result is	1		• *	O			
		ory bit 6 of th								
Z: Set	if resul	t is 0		-0						
						•				
				, ,						
			Co							
) (0						
			40							
		>								

N	V		D	I	Z	С
!	!		-	-	!	-



CLC

Clear Carry flag

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Implied	CLC	18H	48H	1	2	2	2	2	2

N	V		D	I	Z	С
-	-		-	-	-	!

CLD

шіір	lied	CLC	18H	48H	1	2	2	2	2	2
N	V		D I	Z C	;		7	S)	
-	-			- !		X				
C: Und	C: Unconditionally cleared.									
CLD										
OLD				4						
	Decima	ıl mode		_60		10,				
Clear I	Decima essing	l mode Assembly	6502	Sunplus	No.		Availa	able Inst	ruction	
Clear I			6502 Opcode		No. Bytes		Availa &	able Inst		
Clear I	essing	Assembly				65b02				CPU12

X: Not available.

N	V		D I	Z	С
-	-	5	X O-	-	-

D: Unconditionally cleared.

CLI

Clear Interrupt mask. (enable interrupt)

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
1.0	Form				65b02	65n02	65r02	65s02	CPU12
Implied	CLI	58H	4AH	1	2	2	2	2	2

Ν	V		D	I	Z	С
-	-		-	!	-	-

I: Unconditionally cleared.

CLR

Sunplus reserves the rights to change this documentation without prior notice.

09/13/2005



Clear BITn of \$aa as "0".

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No. Bytes	Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Zero Page	CLR aa, 0	0FH	C5H	2	5	Х	Х	X	Х
Zero Page	CLR aa, 1	1FH	CDH	2	5	Х	X	Χ	Х
Zero Page	CLR aa, 2	2FH	D5H	2	5	Х	X	Χ	Х
Zero Page	CLR aa, 3	3FH	DDH	2	5	Х	Х	Х	Х
Zero Page	CLR aa, 4	4FH	C7H	2	5	X	Х	Χ	Х
Zero Page	CLR aa, 5	5FH	CFH	2	5	×	Х	Χ	Х
Zero Page	CLR aa, 6	6FH	D7H	2	5	Х	Х	Χ	Х
Zero Page	CLR aa, 7	7FH	DFH	2	5	Χ	Х	Χ	Х

7.	Jiago	OLIN da, U	0111	D/11	
∠erc	o Page	CLR aa, 7	7FH	DFH	
	availab			(0)	
N	V		D K	Z C	7
-	-		-	- 6	
	(SUR			
	1	\bigcirc			



CLV

Clear overflow

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No. Bytes		Availa &	able Ins No. Cy	truction cles		
	Form				65b02	65n02	65r02	65s02	CPU12	
Implied	CLV	B8H	78H	1	2	2	2	2	2	
Implied CLV B8H 78H 1 2 2 2 2 2 N V D I Z C - ! - - - - V: Unconditionally cleared. - - - -										
CMP Compare mer	mory data witl	n Accumul	ator, A - M							
Addressing	Assembly	6502	Sunplus	No.	_	Availa	able Ins	truction		

N	V		D	1	Z	С
-	!		-	-	-	-

CMP

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form		,	0	65b02	65n02	65r02	65s02	CPU12
Immediate	CMP #dd	C9H	66H	2	2	2	2	2	2
Zero Page	CMP aa	C5H	27H	2	3	3	3	3	3
Zero Page, X	CMP aa, X	D5H	2FH	2	4	4	4	4	4
Absolute	CMP aaaa	CDH	67H	3	4	4	Х	Х	Χ
Absolute, X	CMP aaaa, X	DDH	6FH	3	4	4*	Х	Х	Χ
Absolute, Y	CMP aaaa, Y	D9H	6EH	3	4	4*	Χ	Х	Х
(Indirect, X)	CMP (aa, X)	C1H	26H	2	6	6	Χ	Х	Χ
(Indirect), Y	CMP (aa), Y	D1H	2EH	2	6	5*	Χ	Х	Х

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N V	D	I	Z	С
4/ -	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if a "borrow" not occurred. (A > = M)



CPX

Compare memory data with Register X, X - data

Addressing	Assembly	6502	Sunplus	No.		Availa	ble Insti	ruction		
mode	Language	Opcode	Opcode	Bytes		&	No. Cyc	cles	1	
	Form				65b02	65n02	65r02	65s02	CPU12	
Immediate	CPX #dd	E0H	32H	2	2	2	2	2	2	
Zero Page	CPX aa	E4H	33H	2	3	3	3	3	3	
Absolute	CPX aaaa	ECH	73H	3	4	4	X	Х	Χ	
N V D I Z C ! ! !! N: Set if result is negative										
Z: Set if result C: Set if a "bo		urred. (X >	= data)	2						
CPY		5	.0							
Compare mer	nory data with	Register \	Y, Y - data							
Addressing	Assembly	6502	Sunplus	No.		Availabl	e Instru	ction		

N	V		D	I	Z	С
!	-		-	-	!	!

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form	*O			65b02	65n02	65r02	65s02	CPU12
Immediate	CPY #dd	C0H	22H	2	2	2	Х	Х	Х
Zero Page	CPY aa	C4H	23H	2	3	3	Χ	Х	Х
Absolute	CPY aaaa	ССН	63H	3	4	4	Χ	Χ	Х

X: Not available.

N V	D	I	Z	С
1	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if a "borrow" not occurred (Y > = data)



DEC

Decrement memory by one

Addressing	Assembly	6502	Sunplus	No.		Avail	able Ins	truction	1	
mode	Language	Opcode	Opcode	Bytes	& No. Cycles					
	Form				65b02	65n02	65r02	65s02	CPU12	
Zero Page	DEC aa	C6H	АЗН	2	5	5	5	5	5	
Zero Page, X	DEC aa, X	D6H	ABH	2	6	6	6	Х	6	
Absolute	DEC aaaa	CEH	E3H	3	•67	6	X	Х	Х	
Absolute, X	DEC aaaa, X	DEH	EBH	3	6	7	Х	Х	Х	
N V	X: Not available.									
! ! - N: Set if result is negative Z: Set if result is 0										
DEX Decrement Register X by one										
Addressing		6502	Sunplus	No.		Avail	able Ins	truction	າ	

X: Not available.

N	V		D	I	Z	С
!	-		-	-	!	5

DEX

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Implied	DEX	CAH	E2H	1	2	2	2	2	2

N	V	D	I	Z	С
!	-	-	-	!	-

N: Set if result is negative

Z: Set if result is 0



DEY

Decrement Register Y by one

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode		Available Instruction & No. Cycles						
	Form				65b02	65n02	65r02	65s02	CPU12		
Implied	DEY	88H	60H	1	2	2	Χ	X	Х		
X: Not available. N V D I Z C											
! -	-	-	! -								
N: Set if resul	t is negative				9	0					
Z: Set if result	Z: Set if result is 0										
EOR	mo o mo o m v u vitho		-0	VOD							

N	V		D	I	Z	С
!	ı		ı	ı	!	1

EOR

Exclusive-OR memory with Accumulator, A \leftarrow A XOR memory

Addressing	Assembly	6502	Sunplus	No.		Available Instruction				
mode	Language	Opcode	Opcode	Bytes		&	No. C	ycles		
	Form	5			65b02	65n02	65r02	65s02	CPU12	
Immediate	EOR #dd	49H	46H	2	2	2	2	2	2	
Zero Page	EOR aa	45H	07H	2	3	3	3	3	3	
Zero Page, X	EOR aa, X	55H	0FH	2	4	4	4	Х	4	
Absolute	EOR aaaa	4DH	47H	3	4	4	Х	Х	Х	
Absolute, X	EOR aaaa, X	5DH	4FH	3	4	4*	Χ	Х	Х	
Absolute, Y	EOR aaaa, Y	59H	4EH	3	4	4*	Χ	Х	Х	
(Indirect, X)	EOR (aa, X)	41H	06H	2	6	6	Χ	X	Х	
(Indirect), Y	EOR (aa), Y	51H	0EH	2	6	5*	Χ	Х	Х	

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V		D	I	Z	С
!	-		-	-	!	-

N: Set if result is negative

Z: Set if result is 0



INC

Increment memory by one

Addressing	Assembl	y (6502	Sunplus	No.	Available Instruction				
mode	Languag	e O	pcode	Opcode	Bytes		&	No. Cy	cles	\sim
	Form					65b02	65n02	65r02	65s02	CPU12
Zero Page	INC aa		E6H	ВЗН	2	5	5	5	5	5
Zero Page, X	INC aa, X		F6H	BBH	2	6	6	X C	Х	X
Absolute	INC aaaa		EEH	F3H	3	6	6	X	Х	X
Absolute, X	INC aaaa,	Х	FEH	FBH	3	6	7	Х	Х	X
X: Not availab	le.									
					. 8		0)			
N V	<u> </u>	D	<u> </u>	Z C						
! -		-	-	! -						
N: Set if result	is negative	Э		~0						
Z: Set if result	is 0									
					10					
					•					
			J'							
)		0						
		X	0							
			•							
		•								
, X										
/.0										

Ν	V		D		Z	С
!	-		-	-	!	5

INV



Bit Inverse.

Toggle BITn of \$aa.

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No. Bytes	Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Zero Page	INV aa, 0	87H	A5H	2	5	Х	X	Х	Χ
Zero Page	INV aa, 1	97H	ADH	2	5	Х	X	Х	Х
Zero Page	INV aa, 2	A7H	B5H	2	5	X	Х	Х	Х
Zero Page	INV aa, 3	B7H	BDH	2	5	X	Х	Х	Х
Zero Page	INV aa, 4	C7H	A7H	2	5	×	Х	Χ	Х
Zero Page	INV aa, 5	D7H	AFH	2	5	X	Х	Χ	Х
Zero Page	INV aa, 6	E7H	В7Н	2	5	Χ	Х	Х	Х
Zero Page	INV aa, 7	F7H	BFH	2	5	Χ	Х	Х	Χ

X: Not available.

N	V		D	Z	С
-	-		-	(-

INX

Increment Register X by one

Addressing mode	Assembly Language		Sunplus Opcode		Available Instruction & No. Cycles				
	Form	-				65n02	65r02	65s02	CPU12
Implied	INX	E8H	72H	1	2	2	2	2	2

N V		D	-	Z	С
1		-	-	!	-

N: Set if result is negative

Z: Set if result is 0



INY

Increment Register Y by one

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No. Bytes	Available Instruction & No. Cycles				
	Form	•	-	,	65b02	65n02	65r02	65s02	CPU12
Implied	INY	C8H	62H	1	2	2	Χ	X	Х
X: Not availab	ole.						C	>,	
						(),	5		
N V		D I	Z	C_	X				
! -			!	-					
N: Set if result is negative									
Z: Set if result	t is 0			61	グ・シ				
			- C		11/1				
JMP									
Jump to specified location									
				10					
Addressing	Assembly	6502	Sunplus	No.		Availa	able Inst	ruction	
mode	Language	Opcode	Opcode	Bytes		&	No. Cy	cles	

N	V		D	- 1	Z	С
!	-		-	-	!	-

JMP

Addressing .			Sunplus		Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form) (0		65b02	65n02	65r02	65s02	CPU12
Absolute	JMP aaaa	4CH	43H	3	3	3	3	3	3
Indirect	JMP (aaaa)	6CH	53H	3	5	6	6	6	6

N	V	D	I	Z	С
-	-	-	-	-	-

Sunplus reserves the rights to change this documentation without prior notice.



JSR

Jump to subroutine

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form		-	-	65b02	65n02	65r02	65s02	CPU12
Absolute	JSR aaaa	20H	10H	3	6	6	6	6	6

With JSR instruction, the current address will be pushed on stack and then jumps to the specified subroutine. At the end of subroutine procedure, the RTS (return from subroutine) instruction can be used to return to the original program flow by popping saved address from stack.

N	V		D	- 1	Z	C
-	-		-	-	- (

LDA

Load memory data or data into Accumulator, A ← data

Addressing	Assembly	6502	Sunplus	No.	Available Instruction					
mode	Language	Opcode	Opcode	Bytes		&	No. Cy	cles		
	Form	2 (0		65b02	65n02	65r02	65s02	CPU12	
Immediate	LDA #dd	A9H	74H	2	2	2	2	2	2	
Zero Page	LDA aa	A5H	35H	2	3	3	3	3	3	
Zero Page, X	LDA aa, X	B5H	3DH	2	4	4	4	4	4	
Absolute	LDA aaaa	ADH	75H	3	4	4	4	4	4	
Absolute, X	LDA aaaa, X	BDH	7DH	3	4	4*	4*	4*	4*	
Absolute, Y	LDA aaaa, Y	В9Н	7CH	3	4	4*	Χ	Х	Х	
(Indirect, X)	LDA (aa, X)	A1H	34H	2	6	6	6	6	6	
(Indirect), Y	LDA (aa), Y	B1H	3CH	2	6	5*	Χ	Х	Х	

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V		D	I	Z	С
!	-		-	-	!	-

N: Set if result is negative

Z: Set if result is 0

LDX

Sunplus reserves the rights to change this documentation without prior notice.



Load memory data or data into Register X, X ← data

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Immediate	LDX #dd	A2H	ВОН	2	2	2	2	2	2
Zero Page	LDX aa	A6H	B1H	2	3	3	3	3	3
Zero Page, Y	LDX aa, Y	В6Н	В9Н	2	4	4	x C	X	Х
Absolute	LDX aaaa	AEH	F1H	3	4 💠	4	4	Х	4
Absolute, Y	LDX aaaa, Y	BEH	F9H	3	4	4*	Х	Χ	Х
* Add 1 clock	cycle if page	e boundar	y is crosse	ed.					
X: Not availab	ole.				0		•		
					J				
N V		D I	Z	C					
! -									
N: Set if resul	It is negative				V				
7. Set if result	tie ∩								

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V		D	I	Z	С
!	-		-	-	-	

Z: Set if result is 0

LDY

Load memory data or data into Register Y, Y ← data

Addressing mode	Assembly Language		Sunplus Opcode		Available Instruction & No. Cycles					
	Form	*O			65b02	65n02	65r02	65s02	CPU12	
Immediate	LDY #dd	A0H	30H	2	2	2	Χ	Х	Х	
Zero Page	LDY aa	A4H	31H	2	3	3	Χ	Х	Х	
Zero Page, X	LDY aa, X	B4H	39H	2	4	4	Χ	Х	Х	
Absolute	LDY aaaa	ACH	71H	3	4	4	Χ	Х	Х	
Absolute, X	LDY aaaa, X	всн	79H	3	4	4*	Χ	Х	Х	

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V		D	I	Z	С
!	-		-	-	!	-

N: Set if result is negative

Z: Set if result is 0



LSR

Local Shift Right

7	6	5	4	3	2	1	0	
0								;

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No. Bytes	Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Accumulator	LSR A	4AH	C2H	1	2	2	Х	Х	Х
Zero Page	LSR aa	46H	83H	2	55	5	X	Х	Χ
Zero Page, X	LSR aa, X	56H	8BH	2	6	6	Х	Χ	Х
Absolute	LSR aaaa	4EH	СЗН	3	6	6	Χ	Χ	Х
Absolute, X	LSR aaaa, X	5EH	СВН	3	6	6*	X	Х	Х

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

Ν	V	D	Z	C
!	-	-	!	į.

N: Set if result is negative

Z: Set if result is 0

C: Set if the bit shifted from the least significant bit is 1.

NOP

No operation

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Implied	NOP	EAH	F2H	1	2	2	2	2	2

N	V		D	I	Z	С
-	-		-	-	-	-

Sunplus reserves the rights to change this documentation without $\frac{39}{\text{prior}}$ notice.



ORA

OR memory with Accumulator, A ← A OR memory

Addressing	Assembly	6502	Sunplus	No.	Available Instruction					
mode	Language	Opcode	Opcode	Bytes		&	No. Cy	cles 🔪		
	Form				65b02	65n02	65r02	65s02	CPU12	
Immediate	ORA #dd	09H	44H	2	2	2	2	2	2	
Zero Page	ORA aa	05H	05H	2	3	3	3 🕜	3	3	
Zero Page, X	ORA aa, X	15H	0DH	2	4+	4	X	Х	Х	
Absolute	ORA aaaa	0DH	45H	3	4	4	Х	Χ	Х	
Absolute, X	ORA aaaa, X	1DH	4DH	3	4	4*	X	Х	Х	
Absolute, Y	ORA aaaa, Y	19H	4CH	3	4	4*	X	Х	Х	
(Indirect, X)	ORA (aa, X)	01H	04H	2	6	6	Х	Х	Х	
(Indirect), Y	ORA (aa), Y	11H	0CH	2	6	5*	Х	Х	Х	

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V		D	Z	С
!	-		-	!	-

N: Set if result is negative

Z: Set if result is 0

PHA

Push Accumulator on Stack

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
6	Form				65b02	65n02	65r02	65s02	CPU12
Implied	PHA	48H	42H	1	3	3	3	3	3

N	V		D	I	Z	С
-	-		-	-	-	-



PHP

Push Status Flag on Stack

Addressing mode	Assembly Language		Sunplus Opcode		Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Implied	PHP	08H	40H	1	3	3	3	3	3

N	V		D	I	Z	С
-	-		-	-	-	-

PLA

ımp	ollea	PHP		UBH	40H	1	3	3	3	3	3
N	V		D	I	Z C	_	7		50	,	
-	-		-	-			VI)				
								7			
						. 8	<i>.</i> .(7)			
PLA					\$						
Pull A	ccumul	ator from St	ack	1	•						1
Addre	essing	Assembl	y 6	6502	Sunplus	No.		Availa	ıble Inst	ruction	
mo	ode	Languag	e Op	ocode	Opcode	Bytes		&	No. Cy	cles	
		Form					65b02	65n02	65r02	65s02	CPU12
			4								

N	,	V		D.	I /	Z	С
!		-),	7)	<u>.</u>	-

PLP

Pull Status Flag from Stack


Addressing			Sunplus		Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
-	Form				65b02	65n02	65r02	65s02	CPU12
Implied	PLP	28H	50H	1	4	4	4	4	4

N	V		D	1	Z	С
!	!		!	!	!	!



ROL

Rotate Left



Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode		Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Accumulator	ROL A	2AH	D0H	1	2	2	2	2	2
Zero Page	ROL aa	26H	91H	2	5	5	5	5	5
Zero Page, X	ROL aa, X	36H	99H	2	6 🗙	6	Χ	Χ	Х
Absolute	ROL aaaa	2EH	D1H	3	6	6	Χ	Х	Х
Absolute, X	ROL aaaa, X	3EH	D9H	3	6	6*	Х	Х	Х

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.


N	V	D C	Z C
!	-	-	

- N: Set if result is negative
- Z: Set if result is 0
- C: Set if the bit shifted from the most significant bit position is 1.



ROR

Rotate Right



Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode		Available Instruction & No. Cycles					
	Form				65b02	65n02	65r02	65s02	CPU12	
Accumulator	ROR A	6AH	D2H	1.0	2	2	2	2	2	
Zero Page	ROR aa	66H	93H	2	5	5	5	5	5	
Zero Page, X	ROR aa, X	76H	9BH \$	2	6	6	Χ	Χ	Χ	
Absolute	ROR aaaa	6EH	D3H	3	6	6	Χ	Χ	Х	
Absolute, X	ROR aaaa, X	7EH	DBH	3	6	6*	Χ	Х	Х	

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V		D		Z	С
!	-		-	Ŝ	÷! (. .

N: Set if result is negative

RTI

Return from Interrupt

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
4	Form				65b02	65n02	65r02	65s02	CPU12
Implied	RTI	40H	02H	1	6	6	6	6	6

N V		D	1	Z	С

N: Restored from stack

V: Restored from stack

D, I: Restored from stack

Z: Restored from stack

C: Restored from stack

RTS

Sunplus reserves the rights to change this documentation without prior notice. 43

Z: Set if result is 0

C: Set if the bit shifted from the least significant bit position is 1.



Return from Subroutine

Addressing	Assembly	6502	Sunplus	No.		Availa	ble Ins	truction	
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Implied	RTS	60H	12H	1	6	6	6	6	6

N	V		D	I	Z	С
-	-		-	-	-	-

				•						
N V		D I	Z C	<u> </u>				7,		
						2	5			
					X					
SBC										
Subtract from	Accumulator	with Carry	's comple	ment, (A-M - C) → A,	С			
Addressing	Assembly	6502	Sunplus	No.		Availa	ble Ins	truction)	
mode	Language	Opcode	Opcode	Bytes		&	No. Cy	cles		
	Form		O		65b02	65n02	65r02	65s02	CPU12	
Immediate	SBC #dd	E9H	76H	2	2	2	2	2	2	
Zero Page	SBC aa	E5H	37H	2	3	3	3	3	3	
Zero Page, X	SBC aa, X	F5H	3FH	2	4	4	Х	Х	Х	
Absolute	SBC aaaa	EDH	77H	3	4	4	Χ	Х	Х	
Absolute, X	SBC aaaa, X	FDH	7FH	3	4	4*	Χ	Х	Х	
Absolute, Y	SBC aaaa, Y	F9H	7EH	3	4	4*	Χ	Х	Χ	
(Indirect, X)	SBC (aa, X)	E1H	36H	2	6	6	Х	Х	Χ	
(Indirect), Y	SBC (aa), Y	F1H	3EH	2	6	5*	Χ	Χ	Х	

^{*} Add 1 clock cycle if page boundary is crossed.

X: Not available.

N	V		D	I	Z	С
!	4		*	-	!	!

- N: Set if result is negative
- V: Set if arithmetic overflow occurs.
- Z: Set if result is 0
- C: Set if there is no "borrow" occurred. (A > M).
- D: * if set to 1, the ADC performs decimal operation.



SEC

Set Carry Flag to 1, C ←1

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes		&	No. Cyc	cles	\sim
	Form				65b02	65n02	65r02	65s02	CPU12
Implied	SEC	38H	58H	1	2	2	2	2	2
							.0)	
N V		D I	Z C	<u> </u>	+ (0	5		
			- !						
C: Unconditio	nally Set					A			
				. 8		(7)			
SED									
Set Decimal N	Mode to 1, D	← 1	0						
Addressing	Assembly	6502	Sunplus	No.		Availa	ble Instr	ruction	

N	V		D	I	Z	С
-	-		-	-	-	!

SED

Addressing			Sunplus	No.			ble Instr		
mode	Language	Opcode	Opcode	Bytes		&	No. Cyc	les	
	Form		S		65b02	65n02	65r02	65s02	CPU12
Implied	SED	F8H	7AH	1	2	2	Х	Х	X

X: Not available.

N	V		D I	Z	С
-	-	5	X O-	-	-

D: Unconditionally Set

SEI

Set Interrupt Disable flag to 1, I ←1 (Disable Interrupt)

Addressing mode	Assembly Language		Sunplus Opcode				ble Instr No. Cyc		
1.0	Form		-		65b02	65n02	65r02	65s02	CPU12
Implied	SEI	78H	5AH	1	2	2	2	2	2

Ν	V		D	I	Z	С
-	-		-	!	-	-

I: Unconditionally Set

SET

Sunplus reserves the rights to change this documentation without prior notice.



Set BITn of \$aa as "1".

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No. Bytes	Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Zero Page	SET aa, 0	8FH	E5H	2	5	Х	Х	X	Х
Zero Page	SET aa, 1	9FH	EDH	2	5	Χ	X	Х	Х
Zero Page	SET aa, 2	AFH	F5H	2	5	X	X	Х	Х
Zero Page	SET aa, 3	BFH	FDH	2	5	X	Х	Х	Х
Zero Page	SET aa, 4	CFH	E7H	2	5	X	Х	Χ	Х
Zero Page	SET aa, 5	DFH	EFH	2	5	×	Х	Χ	Х
Zero Page	SET aa, 6	EFH	F7H	2	5	Х	Χ	Х	Х
Zero Page	SET aa, 7	FFH	FFH	2	5	Χ	Χ	Х	Х

Zero	o Page	SET aa, 7	,	FFH	FF	н
	availabl		•			0)
N	V		D	K	Z	С
-	-		-		-	0
				5	•.()
				<u>ر</u>	X	,
			$\mathcal{O}_{\mathcal{A}}$		0	
			(2)		
				,		
	4					
	. Y					
X						
•						
•						



STA

Store Accumulator in memory, M ← A

Addressing	Assembly	6502	Sunplus	No.	Available Instruction					
mode	Language	Opcode	Opcode	Bytes		&	No. Cy	cles	7	
	Form				65b02	65n02	65r02	65s02	CPU12	
Zero Page	STA aa	85H	25H	2	3	3	3	3	3	
Zero Page, X	STA aa, X	95H	2DH	2	4	4	4	4	4	
Absolute	STA aaaa	8DH	65H	3	4.7	4	CX	Х	Х	
Absolute, X	STA aaaa, X	9DH	6DH	3	4	5	Х	X	Х	
Absolute, Y	STA aaaa, Y	99H	6CH	3	4	5	Х	Х	Х	
(Indirect, X)	STA (aa, X)	81H	24H	2	6	6	6	6	6	
(Indirect), Y	STA (aa), Y	91H	2CH	2	6	6	Х	Х	Х	

X: Not available.

N	V		D	I	Z	C
-	-		-			-

STX

Store Register X in memory, $M \leftarrow X$

Addressing		K .C	Sunplus	No.	Available Instruction & No. Cycles				
mode	Language	Opcode	Opcode	Bytes		<u>&</u>	NO. Cy	cies	
	Form	~(C)			65b02	65n02	65r02	65s02	CPU12
Zara Daga	CTV	0011	Λ411	2	2	2	2	2	2
Zero Page	STX aa	86H	A1H	2	3	3	3	3	3
Zero Page, Y	STX aa, Y	96H	A9H	2	4	4	Χ	Х	Х
Absolute	STX aaaa	8EH	E1H	3	4	4	4	4	4

X: Not available.

N	V		D	I	Z	С
<i>→</i>			-	-	-	-



STY

Store Register Y in memory, M ← Y

Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				4
	Form				65b02	65n02	65r02	65s02	CPU12
Zero Page	STY aa	84H	21H	2	3	3	Х	X	Х
Zero Page, X	STY aa, X	94H	29H	2	4	4	X C	X	Х
Absolute	STY aaaa	8CH	61H	3	4 +	4	X	Х	Х
X: Not available. N V D I Z C									
			-	-0	J . ;				
TAX Transfer Accumulator to Index X, X ← A									
Addressing	Assembly	6502	Sunplus	No.		Availa	able Inst	ruction	

N	V		D	-	Z	С
-	-		-	-	-	- (

TAX

Addressing	Assembly	6502	Sunplus	No.		Availa	able Inst	ruction	
mode	Language	Opcode	Opcode	Bytes	& No. Cycles				
	Form	(5)			65b02	65n02	65r02	65s02	CPU12
Implied	TAX	AAH	F0H	1	2	2	2	Χ	2

X: Not available.

N	V	6	рVI	Z	С
!	-		C	!	-

N: Set if the result is negative

Z: Set if the result is 0



TAY

Transfer Accumulator to Index Y, Y ← A

Addressing mode	_	6502	Sunplus	No.		Available Instruction & No. Cycles			
mode	Language Form	Opcode	Opcode	Bytes	65b02	65n02	65r02	65s02	CPU12
Implied	TAY	A8H	70H	1	2	2	Х	х	Х
X: Not availab	ole.						C	>,	
					*	7	5		
N V		D I	Z	<u>C</u>	X				
! -			!	-					
N: Set if the r	esult is nega	itive		>	Ø		•		
Z: Set if the re	esult is 0				J • ?				
			~ C						
TST					\ '				
Bit Test.									
Read and jud	ge BITn of \$	aa.	1	10					
		(6)							
Addressing	Assembly	6502	Sunplu	s No).	Av	ailable l	nstructio	on
mode	Language	Opcode	Opcod	e Byt	es		& No.	Cycles	

N	V		D	I	Z	С
!	-		-	-	!	-

TST

Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No. Bytes	Available Instruction & No. Cycles				
	Form				65b02	65n02	65r02	65s02	CPU12
Zero Page	TST aa, 0	07H	85H	2	3	Х	Х	Х	Χ
Zero Page	TST aa, 1	17H	8DH	2	3	Х	Χ	Х	Х
Zero Page	TST aa, 2	27H	95H	2	3	Х	Χ	Х	Х
Zero Page	TST aa, 3	37H	9DH	2	3	Х	Χ	Χ	Х
Zero Page	TST aa, 4	47H	87H	2	3	Х	Χ	Χ	Х
Zero Page	TST aa, 5	57H	8FH	2	3	Х	Χ	Χ	Х
Zero Page	TST aa, 6	67H	97H	2	3	Χ	Χ	Χ	Х
Zero Page	TST aa, 7	77H	9FH	2	3	Χ	Χ	Χ	Х

X: Not available.

N	V		D	I	Z	С
-	-		-	-	!	-

Z: Set if BITn of \$aa is 0.

TSX

Sunplus reserves the rights to change this documentation without prior notice.



Transfer Stack to Index X, X ← S

Addressing	Assembly	6502	Sunplus	No.		Availa	able Inst	ruction
mode	Language	Opcode	Opcode	Bytes		&	No. Cy	cles
	Form				65b02	65n02	65r02	65s02 CPU12
Implied	TSX	BAH	F8H	1	2	2	2	2 2

N	V		D	- 1	Z	С
!	-		-	-	!	-

TXA

Implied	TSX	BAH	F8H	1	2	2	2	2	2	
N V		D I	Z	С			C	>,		
! -			!	-	•	0	5			
N: Set if the	esult is nega	ıtive			X		O			
Z: Set if the r	esult is 0					7				
				. 2	,	.0)*			
TXA					<i>y</i> .;	NO.)*			
TXA Transfer Reg	jister X to Ac	cumulator	, A ← X →			NO.)*			
			, A ← X Sunplus	No.		Avail	able Inst	ruction		
Transfer Reg		6502				Avail	able Inst			
Transfer Reg	Assembly	6502	Sunplus		65b02				CPU12	

X: Not available.

N	V	D	Z	С
!	-	-	!	

N: Set if the result is negative

Z: Set if the result is 0

TXS

Transfer Register X to Stack, S ← X


Addressing	Assembly	6502	Sunplus	No.	Available Instruction				
mode	Language	Opcode	Opcode	Bytes		&	No. Cy	cles	
1.0	Form				65b02	65n02	65r02	65s02	CPU12
Implied	TXS	9AH	E8H	1	2	2	2	2	2

N	V		D	1	Z	С
-	-		-	-	-	-

TYA

Transfer Register Y to Accumulator, A ← Y

Sunplus reserves the rights to change this documentation without $\frac{50}{\text{prior}}$ notice.





Addressing mode	Assembly Language	6502 Opcode	Sunplus Opcode	No.		Availa &	ble Inst		
mode	Form	Opcode	Opcode	Dytes	65b02	65n02		65s02	CPU12
Implied	TYA	98H	68H	1	2	2	Х	Х	Х
X: Not availab	ole.						(O,	
N V		D I	Z C	7			2)	
! -			! -)	5		
N: Set if the re	_	ve			4				
Z: Set if the re	esult is 0			10		0			
			C.		. X	2			
						•			
			-0	•					
		(C_{j}						
				O					
		5	.0						
	~ (0						
			•						
	6	(O)							
4	\bigcirc								
6									

N	V		D	I	Z	С
!	-		-	-	!	-



Summary of Available Instruction set for each CPU Type

No.	Instruction	Address Mode	65b02	65n02	65r02	65s02	CPU12
1.	ADC #dd	Immediate	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	V
2.	ADC aa	Zero page	V	$\sqrt{}$	V	V	V
3.	ADC aa, X	Zero page	\checkmark	\checkmark			
		Indexed X					
4.	ADC aaaa	Absolute	$\sqrt{}$	√		60	
5.	ADC aaaa,X	Absolute	\checkmark	V		(3)	
		Indexed X					
6.	ADC aaaa,Y	Absolute	\checkmark	\mathcal{A}	0		
		Indexed Y		0			
7.	ADC (aa,X)	Indexed	V	V			
		Indirect X		0			
8.	ADC (aa), Y	Indirect	*	V			
		Indexed Y					
9.	AND #dd	Immediate	1	V	V	V	√
10.	AND aa	Zero page	V	√	V	√	√
11.	AND aa, X	Zero page	V	\checkmark			
		Indexed X					
12.	AND aaaa	Absolute	V	V			
13.	AND aaaa,X	Absolute	\checkmark	\checkmark			
	6	Indexed X					
14.	AND aaaa,Y	Absolute	$\sqrt{}$	$\sqrt{}$			
		Indexed Y					
15.	AND (aa,X)	Indexed	\checkmark	\checkmark			
		Indirect X					
16.	AND (aa), Y	Indirect	$\sqrt{}$	\checkmark			
	4	Indexed Y					
17.	ASL A	accumulator	$\sqrt{}$	$\sqrt{}$			
18.	ASL aa	Zero page	V	V			
19.	ASL aa,X	Zero page	$\sqrt{}$	\checkmark			
		Indexed x					
20.	ASL aaaa	Absolute	$\sqrt{}$	V			
21.	ASL aaaa,X	Absolute	$\sqrt{}$	\checkmark			
		Indexed x					
22.	BCC ??	Relative	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$



No.	Instruction	Address Mode	65b02	65n02	65r02	65s02	CPU12
23.	BCS ??	Relative	√	√	$\sqrt{}$	$\sqrt{}$	√
24.	BEQ ??	Relative	√	√	√	√	V
25.	BIT aa	Zero page	V	V	V		V
26.	BIT aaaa	Absolute	√	V	√		V
27.	BMI ??	Relative	√	√	√	V	1
28.	BNE ??	Relative	V	√	√	V	V
29.	BPL ??	Relative	√	√	V	4	√
30.	BRK	Implied	√	1	1	7	√
31.	BVC ??	Relative	V	V	1	1	V
32.	BVS ??	Relative	√	\mathcal{A}	V	$\sqrt{}$	√
33.	CLC	Implied	1	O _V		√	√
34.	CLD	Implied	1	V			
35.	CLI	Implied	V	* 1	√	$\sqrt{}$	\checkmark
36.	CLR aa, BITn	Zero page	7				
37.	CLV	Implied	7	V	$\sqrt{}$	$\sqrt{}$	\checkmark
38.	CMP #dd	Immediate	~	1	\checkmark	$\sqrt{}$	\checkmark
39.	CMP aa	Zero page	7	\checkmark	\checkmark	\checkmark	\checkmark
40.	CMP aa, X	Zero page	7	\checkmark	\checkmark	$\sqrt{}$	\checkmark
		Indexed X					
41.	CMP aaaa	Absolute	V	$\sqrt{}$			
42.	CMP aaaa,X	Absolute	\checkmark	$\sqrt{}$			
	6	Indexed X					
43.	CMP aaaa,Y	Absolute	\checkmark	\checkmark			
		Indexed Y					
44.	CMP (aa,X)	Indexed	\checkmark	\checkmark			
		Indirect X					
45.	CMP (aa), Y	Indirect	\checkmark	\checkmark			
	< 1	Indexed Y					
46.	CPX #dd	Immediate	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
47.	CPX aa	Zero page	$\sqrt{}$	V	V	√	V
48.	CPX aaaa	Absolute	V	V			
49.	CPY #dd	Immediate	V	√			
50.	CPY aa	Zero page	V	√			
51.	CPY aaaa	Absolute	$\sqrt{}$	V			
52.	DEC aa	Zero page	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$



No.	Instruction	Address Mode	65b02	65n02	65r02	65s02	CPU12
53.	DEC aa, X	Zero page	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		V
		Indexed X					
54.	DEC aaaa	Absolute	V	√			1-1
55.	DEC aaaa,X	Absolute	$\sqrt{}$	\checkmark			
		Indexed X					
56.	DEX	Implied	\checkmark	√	V	V	V
57.	DEY	Implied	\checkmark	√		60	
58.	EOR #dd	Immediate	\checkmark	1	1		$\sqrt{}$
59.	EOR aa	Zero page	\checkmark	V	1	1	$\sqrt{}$
60.	EOR aa, X	Zero page	\checkmark	\mathcal{A}	V		$\sqrt{}$
		Indexed X		0			
61.	EOR aaaa	Absolute	V	V			
62.	EOR aaaa,X	Absolute	V	* 1			
		Indexed X	~)				
63.	EOR aaaa,Y	Absolute	1	V			
		Indexed Y	\sim 2				
64.	EOR (aa,X)	Indexed	V	\checkmark			
		Indirect X					
65.	EOR (aa), Y	Indirect	V	$\sqrt{}$			
	•	Indexed Y	/				
66.	INC aa	Zero page	$\sqrt{}$	V	V	√	V
67.	INC aa, X	Zero page	$\sqrt{}$	\checkmark			
		Indexed X					
68.	INC aaaa	Absolute	√	√			
69.	INC aaaa,X	Absolute	$\sqrt{}$	\checkmark			
	() Y	Indexed X					
70.	INV aa, BITn	Zero page	V				
71.	INX	Implied	$\sqrt{}$	V	V	√	V
72.	INY	Implied	$\sqrt{}$	$\sqrt{}$			
73.	JMP aaaa	Absolute	$\sqrt{}$	V	$\sqrt{}$	V	$\sqrt{}$
74.	JMP (aaaa)	Indirect absolute	V	√	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
75.	JSR aaaa	Absolute	V	√	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
76.	LDA #dd	Immediate	V	V	V	$\sqrt{}$	V
77.	LDA aa	Zero page	V	V	$\sqrt{}$	V	V
78.	LDA aa, X	Zero page	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V
		Indexed X					




No.	Instruction	Address Mode	65b02	65n02	65r02	65s02	CPU12
79.	LDA aaaa	Absolute	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
80.	LDA aaaa,X	Absolute	\checkmark	\checkmark	$\sqrt{}$	$\sqrt{}$	V
		Indexed X					
81.	LDA aaaa,Y	Absolute	\checkmark	\checkmark			<i>(</i>),
		Indexed Y					
82.	LDA (aa,X)	Indexed	$\sqrt{}$	$\sqrt{}$	√	V	V
		Indirect X				60	
83.	LDA (aa), Y	Indirect	\checkmark	1		(3)	
		Indexed Y					
84.	LDX #dd	Immediate	√	\mathcal{A}	V	√	√
85.	LDX aa	Zero page	1	V	J	√	√
86.	LDX aa, Y	Zero page	1	1			
		Indexed Y					
87.	LDX aaaa	Absolute	→	V	√		√
88.	LDX aaaa,Y	Absolute	\vee	V			
		Indexed Y	\sim 2)			
89.	LDY #dd	Immediate	V	√			
90.	LDY aa	Zero page	V	√			
91.	LDY aa, X	Zero page	1	\checkmark			
	•	Indexed X					
92.	LDY aaaa	Absolute	√	√			
93.	LDY aaaa,X	Absolute	\checkmark	\checkmark			
		Indexed X					
94.	LSR A	Accumulator	√	√			
95.	LSR aa	Zero page	√	√			
96.	LSR aa, X	Zero page	$\sqrt{}$	$\sqrt{}$			
	6	Indexed X					
97.	LSR aaaa	Absolute	√	√			
98.	LSR aaaa,X	Absolute	\checkmark	\checkmark			
<u> </u>		Indexed X					
99.	NOP	Implied	√	√	√	√	√
100.	ORA #dd	Immediate	V	V	V	√	√
101.	ORA aa	Zero page	√	√	√	√	√
102.	ORA aa, X	Zero page	$\sqrt{}$	$\sqrt{}$			
		Indexed X					
103.	ORA aaaa	Absolute	$\sqrt{}$	$\sqrt{}$			



No.	Instruction	Address Mode	65b02	65n02	65r02	65s02	CPU12
104.	ORA aaaa,X	Absolute	\checkmark	$\sqrt{}$			
		Indexed X					
105.	ORA aaaa,Y	Absolute	$\sqrt{}$	$\sqrt{}$			1-7
		Indexed Y					
106.	ORA (aa,X)	Indexed	$\sqrt{}$	$\sqrt{}$			
		Indirect X					
107.	ORA (aa), Y	Indirect	$\sqrt{}$	\checkmark			
		Indexed Y			0 1	(9)	
108.	PHA	Implied	√	V	V	1	V
109.	PHP	Implied	√	\mathcal{A}	V	√	V
110.	PLA	Implied	V	OV.	. (2)	$\sqrt{}$	V
111.	PLP	Implied	1	V	V	$\sqrt{}$	V
112.	ROL A	Accumulator	V	• 1	V	$\sqrt{}$	V
113.	ROL aa	Zero page		V	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
114.	ROL aa, X	Zero page		V			
		Indexed X	-7				
115.	ROL aaaa	Absolute	V	V			
116.	ROL aaaa,X	Absolute	V	$\sqrt{}$			
		Indexed X					
117.	ROR A	Accumulator	√	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
118.	ROR aa	Zero page	√	√	V	√	V
119.	ROR aa, X	Zero page	$\sqrt{}$	\checkmark			
		Indexed X					
120.	ROR aaaa	Absolute	√	√			
121.	ROR aaaa,X	Absolute	\checkmark	\checkmark			
		Indexed X					
122.	RTI	Implied	√	V	$\sqrt{}$	√	V
123.	RTS	Implied	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V
124.	SBC #dd	Immediate	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V
125.	SBC aa	Zero page	V	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
126.	SBC aa, X	Zero page	\checkmark	\checkmark			
		Indexed X					
127.	SBC aaaa	Absolute	V	√			
128.	SBC aaaa,X	Absolute	$\sqrt{}$	$\sqrt{}$			
		Indexed X					



No.	Instruction	Address Mode	65b02	65n02	65r02	65s02	CPU12
129.	SBC aaaa,Y	Absolute	\checkmark	$\sqrt{}$			
		Indexed Y					4
130.	SBC (aa,X)	Indexed	\checkmark	\checkmark			14
		Indirect X					
131.	SBC (aa), Y	Indirect	\checkmark	\checkmark			
		Indexed Y					
132.	SEC	Implied	$\sqrt{}$	√	V		V
133.	SED	Implied	$\sqrt{}$	1	(0')	(2)	
134.	SEI	Implied	$\sqrt{}$	V	N	7 1	√
135.	SET aa, BITn	Zero page	$\sqrt{}$	(7)	O		
136.	STA aa	Zero page	1	O _V	, Ci	√	V
137.	STA aa, X	Zero page	1	1	V	\checkmark	$\sqrt{}$
		Indexed X		()			
138.	STA aaaa	Absolute		V			
139.	STA aaaa,X	Absolute		V			
		Indexed X	-7	}			
140.	STA aaaa,Y	Absolute	V	$\sqrt{}$			
		Indexed Y					
141.	STA (aa,X)	Indexed		\checkmark	\checkmark	\checkmark	\checkmark
		Indirect X	7				
142.	STA (aa), Y	Indirect	\checkmark	$\sqrt{}$			
	6	Indexed Y					
143.	STX aa	Zero page	$\sqrt{}$	V	V	√	V
144.	STX aa, Y	Zero page	\checkmark	\checkmark			
		Indexed Y					
145.	STX aaaa	Absolute	$\sqrt{}$	V	V	√	V
146.	STY aa	Zero page	$\sqrt{}$	V			
147.	STY aa, X	Zero page	\checkmark	$\sqrt{}$			
, (Indexed X					
148.	STY aaaa	Absolute	$\sqrt{}$	V			
149.	TAX	Implied	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$
150.	TAY	Implied	$\sqrt{}$	V			
151.	TST aa, BITn	Zero page	$\sqrt{}$				
152.	TSX	Implied	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
153.	TXA	Implied	V	√	V		V
154.	TXS	Implied	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$





No.	Instruction	Address Mode	65b02	65n02	65r02	65s02	CPU12
155.	TYA	Implied	√	\checkmark			

65802

Confidential Jes Only
Confidential Je

Click below to find more

Mipaper at www.lcis.com.tw

Mipaper at www.lcis.com.tw