

CONTACT *E-mail:* [charles@charleslo.net](mailto:charles@charleslo.net)  
INFORMATION *Google Scholar:* <https://scholar.google.ca/citations?user=sxzUvqoAAAAJ>  
*Linkedin:* <https://www.linkedin.com/in/charles-lo/>

## EDUCATION **University of Toronto**

Doctor of Philosophy in Computer Engineering 2013 - March 2020  
*Thesis: Improving Hardware Design Reuse through Design-Space Exploration*

Master of Applied Science in Computer Engineering 2010 - 2012  
*Thesis: A High-Performance Architecture for Training Viola-Jones Object Detectors*

Bachelor of Applied Science in Engineering Science 2005 - 2010  
Major in Electrical Engineering

## EXPERIENCE **Senior Digital Hardware Design Engineer** July 2020-Present

*Innatera Nanosystems*

- Designed digital hardware for neuromorphic systems.

## **Freelance Digital Designer** March 2020-July 2020

- Developed hardware and software to for high-speed FPGA-CPU communication interfaces.
- Debugged and wrote hardware and software for an embedded FPGA platform.

## **Ph.D. Research** 2013-March 2020

*University of Toronto*

- Developed probabilistic models based on Gaussian processes to improve Bayesian optimization of hardware designs. Proposed methods integrate domain-specific design information to dramatically speed up design-space exploration of IP parameters.
- Implemented inference and hyperparameter tuning of Gaussian processes in Python 3 using C-based extensions and NumPy to run on a CPU-based computer cluster.
- Proposed constraint-based system design framework in Python to collect and enumerate possible designs when composing IP from multiple vendors. The framework was effective for rapidly constraining design spaces for further exploration.
- Assisted other graduate students with technical challenges and defining the scope of their work.

## **Teaching Assistant** 2013-2018

*University of Toronto*

- Mentored groups of 2-4 students weekly while they developed FPGA design projects over 3 and 8-week periods. Designs targeted Intel Cyclone or Xilinx Artix FPGAs and nine such teaching assistantships were held between 2013-2018.
- Created course assignments and materials for Xilinx FPGAs covering Vivado HLS, the MicroBlaze Ethernet subsystem and FPGA primitive inference.
- Developed and documented a reference design for a camera module that was used in student projects.
- Designed shell platform and reference designs for a convolutional neural network assignment. The platform supported partial reconfiguration of HLS sub-systems to enable sharing of FPGAs by multiple students and provided on-chip debug using Xilinx integrated logic analyzers (ILAs), external DDR4 memory support and a PCIe interface.

## **Graduate Course Project, Advanced Machine Learning** 2014

*Image Labelling using Feature Learning and Boltzmann Machine-Augmented CRFs*

- Trained a fully-connected neural network to learn features of image segments (superpixels).
- Experimented with fully-connected Conditional Random Fields and Restricted Boltzmann Machines to smooth labelling over a scene.

	<b>Graduate Course Project, <i>Advanced Network Architectures</i></b>	2014
	<i>Heterogeneous Stream Computing in SAVI</i>	
	<ul style="list-style-type: none"> <li>Proposed a method of mapping streaming task graphs on to virtualized FPGA/CPU resources in a cloud environment inspired by Software Defined Networking.</li> <li>Preliminary prototype designed with x86 virtual machines, virtualized FPGA kernels and OpenFlow.</li> </ul>	
	<b>Engineering Intern - Xilinx Research Labs,</b>	2012-2013
	<i>Xilinx Inc.</i>	
	<ul style="list-style-type: none"> <li>Worked with a small research team to define and develop methods of integrating FPGA accelerators in the heterogeneous OpenCL programming framework. The methods become part of the Xilinx SDAccel product.</li> <li>Designed accelerated Sobel edge detection system using embedded C and custom hardware on an ARM-based SoC FPGA platform.</li> <li>Supervised a junior intern and guided their work on improving the SDAccel user interface.</li> </ul>	
	<b>M.A.Sc. Research</b>	2010-2012
	<i>University of Toronto</i>	
	<ul style="list-style-type: none"> <li>Developed a high-performance architecture for accelerating training of Viola-Jones object detectors targeting a PCIe-connected Xilinx Virtex-6 FPGA that provided 14-fold speed-up over a multi-threaded, CPU-based OpenCV implementation.</li> <li>Designed a systolic array architecture to provide high throughput and take advantage of parallelism during computation.</li> <li>Proposed and implemented pre-processing of input elements in off-chip memory to ensure high utilization of processing engines.</li> <li>Scaled and floorplanned the array up to 30 processing elements (72% LUT utilization) to meet a 200MHz clock frequency target.</li> </ul>	
	<b>Graduate Course Project, <i>Introduction to Machine Learning</i></b>	2010
	<i>Nonlinear Dimensionality Reduction for Music Feature Extraction</i>	
	<ul style="list-style-type: none"> <li>Experimented with PCA, Autoencoders, LLE and t-SNE for compressing music feature representations.</li> <li>Found best performance in classification and cluster performance using t-SNE.</li> </ul>	
	<b>Undergraduate Research</b>	2009-2010
	<i>University of Toronto</i>	
	<ul style="list-style-type: none"> <li>Developed a high-performance multi-FPGA system targeting four Xilinx Virtex-5 FPGAs for accelerating Restricted Boltzmann Machine neural networks.</li> <li>Leveraged an embedded message-passing interface (MPI) network for flexible communication between processors and processing engines across FPGAs.</li> <li>Designed an instruction-based DMA core that allowed off-chip memory access across the network.</li> <li>Proposed a weight storage mechanism to pack larger neural networks in on-chip memory.</li> </ul>	
	<b>Electronic Design Engineer (Internship),</b>	2008-2009
	<i>Advanced Micro Devices</i>	
	<ul style="list-style-type: none"> <li>Assisted in the design of new discrete graphics solutions including schematic capture, PCB layout, BOM management and signal measurements.</li> <li>Interfaced with other engineers in a cross-functional team to resolve issues including signal integrity, electromagnetic compliance and power requirements.</li> <li>Developed scripts in Linux and Windows automating diagnostic tests to improve the efficiency of the graphics board debugging and design process.</li> </ul>	
AWARDS AND SCHOLARSHIPS	<b>Doctoral Completion Award - \$15,000</b>	2018
	<b>Huawei Prize - \$5,000</b>	2017
	<b>Ontario Graduate Scholarship - \$15,000</b>	2017
	<b>Ontario Graduate Scholarship - \$15,000</b>	2014

REFEREED JOURNAL PUBLICATIONS	<p>Danyao Wang, <b>Charles Lo</b>, Jasmina Vasiljevic, Natalie Enright Jerger and J. Gregory Steffan. DART: A Programmable Architecture for NoC Simulation on FPGAs. <i>IEEE Transactions on Computers</i>, 2014</p> <p>Naif Tarafdar, Nariman Eskandari, Varun Sharma, <b>Charles Lo</b> and Paul Chow. Galapagos: A Full Stack Approach to FPGA Integration in the Cloud. <i>IEEE Micro</i>, 2018</p>
REFEREED CONFERENCE PUBLICATIONS	<p><b>Charles Lo</b> and Paul Chow. Hierarchical Modelling of Generators in Design-Space Exploration. <i>28th International Symposium on Field-Programmable Custom Computing Machines (FCCM'20)</i>, 2020</p> <p><b>Charles Lo</b> and Paul Chow. Multi-Fidelity Optimization for High-Level Synthesis Directives. <i>28th International Conference on Field Programmable Logic and Applications (FPL'18)</i>, 2018</p> <p><b>Charles Lo</b> and Paul Chow. Model-Based Optimization of High Level Synthesis Directives. <i>26th International Conference on Field Programmable Logic and Applications (FPL'16)</i>, 2016 (acceptance rate: 21%)</p> <p><b>Charles Lo</b> and Paul Chow. A High-Performance Architecture for Training Viola-Jones Object Detectors. <i>International Conference on Field-Programmable Technology (FPT'12)</i>, 2012 (acceptance rate: 21%)</p> <p>Zhongduo Lin, <b>Charles Lo</b> and Paul Chow. K-means Implementation on FPGA for High-Dimensional Data Using Triangle Inequality. <i>22nd International Conference on Field Programmable Logic and Applications (FPL'12)</i>, 2012 (acceptance rate: 28%)</p> <p><b>Charles Lo</b> and Paul Chow. Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI. <i>19th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'11)</i>, 2011 (acceptance rate: 26%)</p>
PATENTS	<p>H. Styles, J. Fifield, R. Wittig, P. James-Roxby, S. Santan, D. Varma, F. Martinez Vallina, S. Zhou, <b>C. Lo</b>, "Heterogeneous multiprocessor program compilation targeting programmable integrated circuit," US Patent #9,218,443, Issued December 2015</p> <p>H. Styles, J. Fifield, R. Wittig, P. James-Roxby, S. Santan, D. Varma, F. Martinez Vallina, S. Zhou, <b>C. Lo</b>, "Heterogeneous multiprocessor platform targeting programmable integrated circuits," US Patent #9,846,660, Issued December 2017</p>
PRESENTATIONS	<p><b>Charles Lo</b> and Paul Chow. Multi-Fidelity Optimization for High-Level Synthesis Directives. At the <i>28th International Conference on Field Programmable Logic and Applications (FPL'18)</i>, Dublin, Ireland, 2018</p> <p><b>Charles Lo</b> and Paul Chow. Model-Based Optimization of High Level Synthesis Directives. At the <i>26th International Conference on Field Programmable Logic and Applications (FPL'16)</i>, Lausanne, Switzerland, 2016</p> <p><b>Charles Lo</b> and Paul Chow. A High Performance Architecture for Training Viola-Jones Object Detectors. At the <i>Connections: University of Toronto Graduate Symposium</i>, Toronto, Canada, 2012</p> <p><b>Charles Lo</b> and Paul Chow. Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI. At the <i>Connections: University of Toronto Graduate Symposium</i>, Seoul, Korea, 2011</p> <p><b>Charles Lo</b> and Paul Chow. Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI. At the <i>University of Toronto FPGA Seminar</i>, Toronto, Canada, 2011</p> <p><b>Charles Lo</b> and Paul Chow. Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI. At the <i>CMC Microsystems 2010 Annual Symposium TEXPO Demonstration</i>, Ottawa, Canada, 2010</p>
OTHER PROFESSIONAL DEVELOPMENT	<p><b>Oral Presentation Skills</b> 2014</p>

Five Workshops English Language and Writing Support, University of Toronto  
**Prewriting Strategies for Developing and Organizing Your Ideas** 2014  
 Four Workshops English Language and Writing Support, University of Toronto

TEACHING EXPERIENCE	<b>Computer Organization,</b> <i>ECE352</i> , 2010 Monitored labs and marked exams covering embedded programming and implementation of a simple processor in Verilog.	Teaching Assistant <i>(3rd Year Undergraduates)</i>
	<b>Digital and Computer Systems,</b> <i>ECE253</i> , 2011 Monitored labs and marked exams.	Teaching Assistant <i>(2nd Year Undergraduates)</i>
	<b>Digital Systems,</b> <i>ECE241</i> , 2013, 2014, 2015, 2016, 2017 Monitored labs, marked exams and covered introductory lecture. Mentored students during 3-week design projects using Verilog to implement hardware designs.	Teaching Assistant <i>(2nd Year Undergraduates)</i>
	<b>Computer Hardware,</b> <i>ECE342</i> , 2014 Monitors labs and marked exams covering advanced digital hardware designs.	Teaching Assistant <i>(2nd Year Undergraduates)</i>
	<b>Digital Systems Design,</b> <i>ECE532</i> , 2015, 2016, 2017, 2018 Mentored students during 8-week design projects. Developed course assignments and lectured on FPGA design concepts. Developed and delivered reference design for new camera peripheral.	Teaching Assistant <i>(4nd Year Undergraduates &amp; Graduate Students)</i>
<b>Digital Systems Design for Systems-on-Chip,</b> <i>ECE1373</i> , 2016, 2017, 2018 Created assignments covering high-level synthesis as well as supporting testing methodology and code. Delivered FPGA shell platform for allowing students to share FPGA resources.	Teaching Assistant <i>(Graduate Students)</i>	