Design Examples

ELEC 418 Advanced Digital Systems Dr. Ron Hayne

Images Courtesy of Thomson Engineering



BCD to 7-Segment Display






FIGURE 4-2: Seven-Segment Display





BCD to 7-Segment Display

```
entity BCD_Seven is
  port(BCD: in std_logic_vector(3 downto 0);
        Seven: out std_logic_vector(7 downto 1));
end BCD_Seven;

architecture Behave of BCD_Seven is
begin
  process(BCD)
  begin
```


BCD to 7-Segment Display

```
case BCD is
      when "0000" => Seven <= "0111111";
      when "0001" => Seven <= "0000110";
      when "0010" \Rightarrow Seven \Leftarrow "1011011";
      when "0011" => Seven <= "1001111";
      when "0100" => Seven <= "1100110";
      when "0101" => Seven <= "1101101";
      when "0110" => Seven <= "1111101";
      when "0111" => Seven <= "0000111";
      when "1000" => Seven <= "1111111";
      when "1001" => Seven <= "1101111";
      when others => null;
    end case;
  end process;
end Behave;
```


Synchronization & Debouncing

FIGURE 4-22: Debouncing

Mechanical Switches




(a) Switch bouncing





(b) Debouncing and synchronizing circuit

FIGURE 4-22: Debouncing Mechanical Switches



Single Pulser





418_04

```
entity PULSE is
 port(SW, CLK: in std logic;
       SP: out std logic);
end PULSE;
architecture Behave of PULSE is
  signal Sync: std logic vector(2 downto 0) := "000";
 begin
 process (CLK)
 begin
    if rising edge(CLK) then
      Sync <= SW & Sync(2) & Sync(1);</pre>
    end if;
  end process;
  SP <= Sync(1) and not Sync(0);
end Behave;
```


VHDL Test Bench

```
entity Pulse Test is
end Pulse Test;
architecture Behave of Pulse Test is
  component PULSE
     port(SW, CLK: in std logic;
          SP: out std logic);
  end component;
  signal SW, CLK: std logic := '0';
  signal SP: std logic;
  constant CLK period: time := 100 ns;
begin
  uut: PULSE port map(SW, CLK, SP);
```


VHDL Test Bench

```
tb : process
begin
                                    SW <= '1'; wait for 485 ns;
wait for 48 ns;
                                    SW <= '0'; wait for 1 ns;
 SW <= '1'; wait for 1 ns;
                                    SW <= '1'; wait for 1 ns;
 SW <= '0'; wait for 1 ns;
                                    SW <= '0'; wait for 1 ns;
                                    SW <= '1'; wait for 1 ns;
 SW <= '1'; wait for 1 ns;
 SW <= '0'; wait for 1 ns;
                                    SW \le '0'; wait for 1 ns;
 SW <= '1'; wait for 1 ns;
                                    SW <= '1'; wait for 1 ns;
 SW <= '0'; wait for 1 ns;
                                    SW <= '0'; wait for 1 ns;
 SW <= '1'; wait for 1 ns;
                                    SW <= '1'; wait for 1 ns;
 SW <= '0'; wait for 1 ns;
                                    SW <= '0'; wait for 1 ns;
 SW <= '1'; wait for 1 ns;
                                    SW <= '1'; wait for 1 ns;
 SW <= '0'; wait for 1 ns;
                                    SW <= '0';
 SW <= '1'; wait for 1 ns;
                                  wait;
 SW <= '0'; wait for 1 ns;
                                 end process;
                                  end;
```

VHDL Simulation




VHDL Simulation




Adders

- Ripple-Carry Adder
 - Concatenation of Full Adders
- Carry Look-Ahead Adder
 - Fast Adder
 - Carry signals calculated in advance
- Serial Adder
 - Single Full Adder
 - Shift and add one bit at a time

Ripple-Carry Adder



Carry Look-Ahead Adder



Carry Look-Ahead (CLA)

$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + (A_i \oplus B_i) C_i$$

$$G_i = A_i B_i$$
 Generate (both 1)
 $P_i = A_i \oplus B_i$ Propagate (either 1)

$$S_i = P_i \oplus C_i$$
$$C_{i+1} = G_i + P_i C_i$$

418_04


$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1C_1 = G_1 + P_1G_0 + P_1P_0C_0$$

$$C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$

$$C_4 = G_3 + P_3C_3 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_0$$

Limited by fan-in



```
entity CLA16 is
  port(A, B: in std_logic_vector(15 downto 0);
      Ci: in std_logic;
      S: out std_logic_vector(15 downto 0);
      Co, PG, GG: out std_logic);
end CLA16;
```

```
architecture Structure of CLA16 is
component CLA4
 port(A, B: in std logic vector(3 downto 0);
       Ci: in std logic;
       S: out std logic vector(3 downto 0);
       Co, PG, GG: out std logic);
end component;
component CLALogic is
 port(G, P: in std logic vector(3 downto 0);
       Ci: in std logic;
       C: out std logic vector(3 downto 1);
       Co, PG, GG: out std logic);
end component;
```

418_04

```
signal G, P: std logic vector(3 downto 0);
signal C: std logic vector(3 downto 1);
begin
  CarryLogic: CLALogic port map(G, P, Ci, C, Co, PG,
               GG);
  ADD0: CLA4 port map(A(3 downto 0), B(3 downto 0), Ci,
        S(3 \text{ downto } 0), open, P(0), G(0);
  ADD1: CLA4 port map(A(7 downto 4), B(7 downto 4),
        C(1), S(7 \text{ downto } 4), open, P(1), G(1);
  ADD2: CLA4 port map(A(11 downto 8), B(11 downto 8),
        C(2), S(11 \text{ downto } 8), open, P(2), G(2);
  ADD3: CLA4 port map(A(15 downto 12), B(15 downto 12),
        C(3), S(15 \text{ downto } 12), open, P(3), G(3);
end Structure;
```

418_04


```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity Adder Behave16 is
    Port ( A : in std_logic_vector (15 downto 0);
           B : in std logic vector (15 downto 0);
           Ci : in std logic;
           S : out std logic vector (15 downto 0);
           Co : out std logic);
end Adder Behave16;
```

```
architecture Behave of Adder_Behave16 is
  signal sum17: std_logic_vector(16 downto 0);
begin
  sum17 <= ('0' & A) + ('0' & B) + (X"0000" & Ci);
  S <= sum17(15 downto 0);
  Co <= sum17(16);
end Behave;</pre>
```

FPGA Synthesis Results

Adder Type	Ripple-Carry	CLA	Behavioral
Number of LUTs	32	65	16
Combinational Path Delay (ns)	22.7	12.5	7.6
Levels of Logic	18	9	19


Serial Adder



Adder Comparison

Adder size	Ripple-Carry Adder Delay	CLA Delay	Serial Adder Delay
4 bit	8t _a	5–6 <i>t</i> _a	16 <i>t</i> _a
16 bit	$32t_g^g$	7–8t _a	$64t_a^9$
32 bit	64t _a	9–10t _a	$128t_a^{\circ}$
64 bit	$128t_g^g$	$9-10t_{g}^{g}$	$256t_g^g$


Data Path and Controller




Add-and-Shift Multiplier

- 4-bit Multiplicand
- 4-bit Multiplier
- 8-bit Product
- 4-bit Adder
- Controller

Add-and-Shift Multiplier



Multiplier Control




```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity Mult4X4 is
 port(Clk, St: in std logic;
      Mplier, Mcand: in std logic vector(3 downto 0);
      Product: out std logic vector(7 downto 0);
      Done: out std logic);
end Mult4X4;
```

```
architecture Behave of Mult4X4 is
  signal State: integer range 0 to 9;
  signal ACC: std logic vector(8 downto 0);
  alias M: std logic is ACC(0); -- bit 0 of ACC
begin
 process(Clk)
 begin
    if rising edge(CLK) then
      case State is
        when 0=>
          if St='1' then -- Load
            ACC(8 downto 4) <= "00000";
            ACC(3 downto 0) <= Mplier;
            State <= 1;
          end if;
```

```
when 2 | 4 | 6 | 8 => -- Shift
          ACC <= '0' & ACC(8 downto 1);
          State <= State + 1;</pre>
        when 9 => -- end of cycle
          State <= 0;
      end case;
    end if;
  end process;
  Done <= '1' when State = 9 else '0';
  Product <= ACC(7 downto 0);</pre>
end Behave;
```

VHDL Simulation



FPGA Implementation

- Xilinx Spartan3e
 - 250K System Gates
 - 50 MHz Clock
- ChipScope Pro
 - Virtual Input/Output Core (VIO)
 - Integrated Logic Analyzer (ILA)
- Real-Time Verification
 - Captures On-chip Signals
 - Off-chip Analysis via JTAG Programming Cable

VHDL Test Bench

```
entity testmult4x4 is
 port(CLK: in std logic);
end testmult4x4;
architecture test1 of testmult4x4 is
component mult4x4
port(Clk, St: in std logic;
      Mplier, Mcand: in std_logic_vector(3 downto 0);
      Product: out std logic vector(7 downto 0);
      Done: out std logic);
end component;
```

VHDL Test Bench

```
component ila
 port(control: in std logic vector(35 downto 0);
       clk: in std logic;
       trig0: in std_logic_vector(17 downto 0));
end component;
component vio
 port(control: in std_logic_vector(35 downto 0);
       clk: in std logic;
       sync in: in std logic vector(8 downto 0);
       sync out: out std logic vector(8 downto 0));
end component;
```


VHDL Test Bench

VHDL Test Bench

```
trig0(17) <= st;
  triq0(16 downto 13) <= Mplier;</pre>
  trig0(12 downto 9) <= Mcand;</pre>
  trig0(8 downto 1) <= Product;</pre>
  triq0(0) <= Done;
  sync in(8 downto 1) <= Product;</pre>
  sync in(0) <= Done;</pre>
  St <= sync out(8);</pre>
  Mplier <= sync out(7 downto 4);</pre>
  Mcand <= sync_out(3 downto 0);</pre>
end test1;
```

418_04

ChipScope Pro Analyzer




Array Multiplier


				X_3	X_2	X_1	X_0
				Y_3	Y_2	Y_1	Y_0
			-	$X_3Y_0 \\ X_2Y_1$	X_2Y_0 X_1Y_1	X_1Y_0	X_0Y_0
			X_3Y_1	X_2Y_1	X_1Y_1	X_0Y_1	
	_		$X_{3}Y_{1}$ C_{12}	C_{11}	C ₁₀		
		$C_{13} X_3 Y_2 $ C_{22}	S_{13} X_2Y_2	S_{12} X_1Y_2	S_{11} X_0Y_2	S ₁₀	
		X_3Y_2	X_2Y_2	X_1Y_2	X_0Y_2		
		C ₂₂	C ₂₁	C ₂₀	-		
	$C_{23} \\ X_3 Y_3 \\ C_{32}$	S_{23} X_2Y_3	S_{22} X_1Y_3	S_{21} X_0Y_3	S ₂₀		
	X_3Y_3	X_2Y_3	X_1Y_3	X_0Y_3			
	C ₃₂	C ₃₁	C ₃₀				
C ₃₃ P ₇	S ₃₃	S ₃₂ P ₅	S ₃₁ P ₄	S ₃₀ P ₃			
P_7	P_6	P_{5}	P_4	P_3	P_2	P_1	P_0

Multiplicand Multiplier Partial product 0 Partial product 1 First row carries First row sums Partial product 2 Second row carries Second row sums Partial product 3 Third row carries Third row sums Final product

Array Multiplier



VHDL Simulation




Hardware Requirements

- n-bit Multiplication (2n-bit Product)
 - n² And Gates
 - (n-1) x n-bit Adders
- 16-bit Multiplication
 - 256 And Gates
 - 15 x 16-bit Adders
- * 32-bit Multiplication
 - 1024 And Gates
 - 31 x 32-bit Adders


Signed Multiplication

- Signed Binary Fractions
 - 2's Complement
 - S.XXX
 - \bullet ± . $1/_{2}$ $1/_{4}$ $1/_{8}$
- Four Cases
 - **+** + +
 - **-** +
 - **+** -
 - _ _ _


2's Complement Multiplier



Multiplier Control




Faster Multiplier



418_04

Multiplier Control



```
-- This VHDL model explicitly defines control signals
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity Mult2C is
 port(CLK, St: in std logic;
      Mplier, Mcand: in std_logic_vector(3 downto 0);
      Product: out std logic vector (6 downto 0);
      Done: out std logic);
end Mult2C;
```

```
architecture Behave2 of Mult2C is
  signal State, Nextstate: integer range 0 to 5;
  signal A, B, compout, addout:
         std logic vector(3 downto 0);
  signal AdSh, Sh, Load, Cm: std logic;
  alias M: std logic is B(0);
begin
 process(State, St, M)
 begin
    Load <= '0';
    AdSh <= '0';
    Sh <= '0';
    Cm <= '0';
    Done <= '0';
```


```
case State is
  when 0 \Rightarrow
    if St = '1' then
       Load <= '1';
       Nextstate <= 1;</pre>
    else
       Nextstate <= 0;</pre>
    end if;
  when 1 \mid 2 \mid 3 \Rightarrow -- "add/shift" State
    if M = '1' then
      AdSh <= '1';
    else
       Sh <= '1';
    end if;
    Nextstate <= State + 1;</pre>
```

```
when 4 =>
                           -- add complement if sign
      if M = '1' then
        Cm <= '1';
        AdSh <= '1';
      else
        Sh <= '1';
      end if;
      Nextstate <= 5;</pre>
    when 5 \Rightarrow
      Done <= '1';
      Nextstate <= 0;</pre>
  end case;
end process;
```

```
compout <= not Mcand when Cm = '1' else Mcand;</pre>
addout <= A + compout + Cm;</pre>
process(CLK)
begin
  if rising edge (CLK) then
    if Load = '1' then
      A \le "0000";
      B <= Mplier;</pre>
    end if;
    if AdSh = '1' then
      A <= compout(3) & addout(3 downto 1);
      B \le addout(0) \& B(3 downto 1);
    end if;
```

```
if Sh = '1' then
    A <= A(3) & A(3 downto 1);
    B <= A(0) & B(3 downto 1);
    end if;
    State <= Nextstate;
    end if;
    end process;
    Product <= A(2 downto 0) & B;
end ehave2;</pre>
```

Test Bench




```
constant Mcandarr: arr :=
  ( "0100", "1100", "1100", "0010", "0010");
constant Mplierarr: arr :=
  ( "0110", "0110", "1010", "0101", "1011");
constant Productarr: arr2 :=
  ("0011000", 1101000", "0011000", "0001010", "1110110");
```

Test Bench

```
stim proc: process
 begin
    for i in 1 to N loop
      Mcand <= Mcandarr(i);</pre>
      Mplier <= Mplierarr(i);</pre>
      St <= '1';
      wait until rising edge(CLK);
      St <= '0';
      wait until falling edge(Done);
      assert Product = Productarr(i)
        report "Incorrect Product"
        severity error;
    end loop;
    report "TEST COMPLETED";
  end process;
```

418_04

VHDL Simulation



FPGA Implementation

- Xilinx Spartan3e
 - 250K System Gates
 - 50 MHz Clock
- ChipScope Pro
 - Virtual Input/Output Core (VIO)
 - Integrated Logic Analyzer (ILA)
- Real-Time Verification
 - Captures On-chip Signals
 - Off-chip Analysis via JTAG Programming Cable

Summary

- Design Examples
 - BCD to 7-Segment Display
 - Adders
 - Multipliers
- VHDL Models
- VHDL Test Benches
- FPGA Implementations
 - ChipScope Pro

418 04