COMPUTER ARCHITECTURE BEHROOZ PARHAMI

Part V Memory System Design

	Parts	Chapters
	I. Background and Motivation	Combinational Digital Circuits Digital Circuits with Memory Computer System Technology Computer Performance
	II. Instruction-Set Architecture	Instructions and Addressing Procedures and Data Assembly Language Programs Instruction-Set Variations
С	III. The Arithmetic/Logic Unit	9. Number Representation 10. Adders and Simple ALUs 11. Multipliers and Dividers 12. Floating-Point Arithmetic
U	Ⅳ. Data Path and Control	13. Instruction Execution Steps14. Control Unit Synthesis15. Pipelined Data Paths16. Pipeline Performance Limits
	V. Memory System Design	Main Memory Concepts Cache Memory Organization Mass Memory Concepts Virtual Memory and Paging
	VI. Input/Output and Interfacing	Input/Output Devices Input/Ouput Programming Buses, Links, and Interfacing Context Switching and Interrupts
	VII. Advanced Architectures	25. Road to Higher Performance26. Vector and Array Processing27. Shared-Memory Multiprocessing28. Distributed Multicomputing



About This Presentation

This presentation is intended to support the use of the textbook *Computer Architecture: From Microprocessors to Supercomputers*, Oxford University Press, 2005, ISBN 0-19-515455-X. It is updated regularly by the author as part of his teaching of the upper-division course ECE 154, Introduction to Computer Architecture, at the University of California, Santa Barbara. Instructors can use these slides freely in classroom teaching and for other educational purposes. Any other use is strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised	Revised
First	July 2003	July 2004	July 2005	Mar. 2006	Mar. 2007
		Feb. 2008	Feb. 2009	Feb. 2011	Nov. 2014





V Memory System Design

Design problem – We want a memory unit that:

- Can keep up with the CPU's processing speed
- Has enough capacity for programs and data
- Is inexpensive, reliable, and energy-efficient

Topics in This Part		
Chapter 17	Main Memory Concepts	
Chapter 18	Cache Memory Organization	
Chapter 19	Mass Memory Concepts	
Chapter 20	Virtual Memory and Paging	





17 Main Memory Concepts

Technologies & organizations for computer's main memory

- SRAM (cache), DRAM (main), and flash (nonvolatile)
- Interleaving & pipelining to get around "memory wall"

Topics in This Chapter		
17.1	Memory Structure and SRAM	
17.2	DRAM and Refresh Cycles	
17.3	Hitting the Memory Wall	
17.4	Interleaved and Pipelined Memory	
17.5	Nonvolatile Memory	
17.6	The Need for a Memory Hierarchy	





17.1 Memory Structure and SRAM




Fig. 17.1 Conceptual inner structure of a $2^h \times g$ SRAM chip and its shorthand representation.






Fig. 17.2 Eight 128K × 8 SRAM chips forming a 256K × 32 memory unit.





SRAM with Bidirectional Data Bus




Fig. 17.3 When data input and output of an SRAM chip are shared or connected to a bidirectional data bus, output must be disabled during write operations.

17.2 DRAM and Refresh Cycles

DRAM vs. SRAM Memory Cell Complexity




Fig. 17.4 Single-transistor DRAM cell, which is considerably simpler than SRAM cell, leads to dense, high-capacity DRAM memory chips.

UCSB

DRAM Refresh Cycles and Refresh Rate




Fig. 17.5 Variations in the voltage across a DRAM cell capacitor after writing a 1 and subsequent refresh operations.






Loss of Bandwidth to Refresh Cycles

Example 17.2

A 256 Mb DRAM chip is organized as a $32M \times 8$ memory externally and as a $16K \times 16K$ array internally. Rows must be refreshed at least once every 50 ms to forestall data loss; refreshing a row takes 100 ns. What fraction of the total memory bandwidth is lost to refresh cycles?




Solution

Refreshing all 16K rows takes $16 \times 1024 \times 100$ ns = 1.64 ms. Loss of 1.64 ms every 50 ms amounts to 1.64/50 = 3.3% of the total bandwidth.

UCSB

DRAM Packaging

24-pin dual in-line package (DIP)



Legend:

A*i* Address bit *i*

CAS Column address strobe

Dj Data bit j

NC No connection OE Output enable


RAS Row address strobe

WE Write enable

Fig. 17.6 Typical DRAM package housing a 16M × 4 memory.







Nov. 2014



Computer Architecture, Memory System Design



Slide 12

17.3 Hitting the Memory Wall





Fig. 17.8 Memory density and capacity have grown along with the CPU power and complexity, but memory speed has not kept pace.

Bridging the CPU-Memory Speed Gap

Idea: Retrieve more data from memory with each access



(a) Buffer and multiplexer at the memory side

(a) Buffer and multiplexer at the processor side

Fig. 17.9 Two ways of using a wide-access memory to bridge the speed gap between the processor and memory.



17.4 Pipelined and Interleaved Memory

Memory latency may involve other supporting operations besides the physical access itself

Virtual-to-physical address translation (Chap 20)
Tag comparison to determine cache hit/miss (Chap 18)




Fig. 17.10 Pipelined cache memory.





Memory Interleaving




Fig. 17.11 Interleaved memory is more flexible than wide-access memory in that it can handle multiple independent accesses at once.

17.5 Nonvolatile Memory




Fig. 17.12 Read-only memory organization, with the fixed contents shown on the right.



Flash Memory




Fig. 17.13 EEPROM or Flash memory organization. Each memory cell is built of a floating-gate MOS transistor.





17.6 The Need for a Memory Hierarchy

The widening speed gap between CPU and main memory

Processor operations take of the order of 1 ns Memory access requires 10s or even 100s of ns

Memory bandwidth limits the instruction execution rate

Each instruction executed involves at least one memory access Hence, a few to 100s of MIPS is the best that can be achieved A fast buffer memory can help bridge the CPU-memory gap The fastest memories are expensive and thus not very large A second (third?) intermediate cache level is thus often used





Typical Levels in a Hierarchical Memory





Fig. 17.14 Names and key characteristics of levels in a memory hierarchy.





Memory Price Trends



Source: https://www1.hitachigst.com/hdd/technolo/overview/chart03.html



Britani

18 Cache Memory Organization

Processor speed is improving at a faster rate than memory's


- Processor-memory speed gap has been widening
- Cache is to main as desk drawer is to file cabinet


Topics in This Chapter		
18.1	The Need for a Cache	
18.2	What Makes a Cache Work?	
18.3	Direct-Mapped Cache	
18.4	Set-Associative Cache	
18.5	Cache and Main Memory	
18.6	Improving Cache Performance	





18.1 The Need for a Cache






125 MHz

CPI = 1

All three of our MicroMIPS designs assumed 2-ns data and instruction memories; however, typical RAMs are 10-50 times slower



Nov. 2014




Computer Architecture, Memory System Design



Slide 23

500 MHz

Cache, Hit/Miss Rate, and Effective Access Time



Go to main 1 - h of the time (say, cache miss rate of 2%)


One level of cache with hit rate h

$$C_{\text{eff}} = hC_{\text{fast}} + (1 - h)(C_{\text{slow}} + C_{\text{fast}}) = C_{\text{fast}} + (1 - h)C_{\text{slow}}$$

UCSB



Multiple Cache Levels



(a) Level 2 between level 1 and main

(b) Level 2 connected to "backside" bus

Fig. 18.1 Cache memories act as intermediaries between the superfast processor and the much slower main memory.



Performance of a Two-Level Cache System

Example 18.1

A system with L1 and L2 caches has a CPI of 1.2 with no cache miss.

There are 1.1 memory accesses on average per instruction.

What is the effective CPI with cache misses factored in?

What are the effective hit rate and miss penalty overall if L1 and L2

caches are modeled as a single cache?

Level	Local hit rate	Miss penalty
L1	95 %	8 cycles
L2	80 %	60 cycles

CPU registers 1% Level-1 cache 8 cycles cycles

Solution

$$C_{\text{eff}} = C_{\text{fast}} + (1 - h_1)[C_{\text{medium}} + (1 - h_2)C_{\text{slow}}]$$

Because C_{fast} is included in the CPI of 1.2, we must account for the rest

$$CPI = 1.2 + 1.1(1 - 0.95)[8 + (1 - 0.8)60] = 1.2 + 1.1 \times 0.05 \times 20 = 2.3$$

Overall: hit rate 99% (95% + 80% of 5%), miss penalty 60 cycles



Cache Memory Design Parameters

Cache size (in bytes or words). A larger cache can hold more of the program's useful data but is more costly and likely to be slower.

Block or cache-line size (unit of data transfer between cache and main). With a larger cache line, more data is brought in cache with each miss. This can improve the hit rate but also may bring low-utility data in.

Placement policy. Determining where an incoming cache line is stored. More flexible policies imply higher hardware cost and may or may not have performance benefits (due to more complex data location).


Replacement policy. Determining which of several existing cache blocks (into which a new cache line can be mapped) should be overwritten. Typical policies: choosing a random or the least recently used block.

Write policy. Determining if updates to cache words are immediately forwarded to main (write-through) or modified blocks are copied back to main if and when they must be replaced (write-back or copy-back).





18.2 What Makes a Cache Work?



Desktop, Drawer, and File Cabinet Analogy




Fig. 18.3 Items on a desktop (register) or in a drawer (cache) are more readily accessible than those in a file cabinet (main memory).


Temporal and Spatial Localities

Temporal:

Accesses to the same address are typically clustered in time

Spatial:

When a location is accessed, nearby locations tend to be accessed also





Caching Benefits Related to Amdahl's Law

Example 18.2

In the drawer & file cabinet analogy, assume a hit rate h in the drawer. Formulate the situation shown in Fig. 18.2 in terms of Amdahl's law.

Solution

Without the drawer, a document is accessed in 30 s. So, fetching 1000 documents, say, would take 30 000 s. The drawer causes a fraction h of the cases to be done 6 times as fast, with access time unchanged for the remaining 1 - h. Speedup is thus 1/(1 - h + h/6) = 6 / (6 - 5h). Improving the drawer access time can increase the speedup factor but as long as the miss rate remains at 1 - h, the speedup can never exceed 1 / (1 - h). Given h = 0.9, for instance, the speedup is 4, with the upper bound being 10 for an extremely short drawer access time. Note: Some would place everything on their desktop, thinking that this yields even greater speedup. This strategy is not recommended!





Compulsory, Capacity, and Conflict Misses

Compulsory misses: With on-demand fetching, first access to any item is a miss. Some "compulsory" misses can be avoided by prefetching.

Capacity misses: We have to oust some items to make room for others. This leads to misses that are not incurred with an infinitely large cache.

Conflict misses: Occasionally, there is free room, or space occupied by useless data, but the mapping/placement scheme forces us to displace useful items to bring in other items. This may lead to misses in future.

Given a fixed-size cache, dictated, e.g., by cost factors or availability of space on the processor chip, compulsory and capacity misses are pretty much fixed. Conflict misses, on the other hand, are influenced by the data mapping scheme which is under our control.

We study two popular mapping schemes: direct and set-associative.



18.3 Direct-Mapped Cache




Fig. 18.4 Direct-mapped cache holding 32 words within eight 4-word lines. Each line is associated with a tag and a valid bit.

UCSB

Accessing a Direct-Mapped Cache

Example 18.4

Show cache addressing for a byte-addressable memory with 32-bit addresses. Cache line W = 16 B. Cache size L = 4096 lines (64 KB).

Solution

Byte offset in line is $log_2 16 = 4$ b. Cache line index is $log_2 4096 = 12$ b. This leaves 32 - 12 - 4 = 16 b for the tag.




Fig. 18.5 Components of the 32-bit address in an example direct-mapped cache with byte addressing.



Direct-Mapped Cache Behavior

2-bit word offset in line ______Fig. 18.4

3-bit line index in cache

Address trace:

1, 7, 6, 5, 32, 33, 1, 2, . . .

1: miss, line 3, 2, 1, 0 fetched

7: miss, line 7, 6, 5, 4 fetched

6: hit

5: hit


32: miss, line 35, 34, 33, 32 fetched (replaces 3, 2, 1, 0)

33: hit

1: miss, line 3, 2, 1, 0 fetched (replaces 35, 34, 33, 32)

2: hit

... and so on





18.4 Set-Associative Cache




Fig. 18.6 Two-way set-associative cache holding 32 words of data within 4-word lines and 2-line sets.



Accessing a Set-Associative Cache


Example 18.5

Show cache addressing scheme for a byte-addressable memory with 32-bit addresses. Cache line width $2^W = 16$ B. Set size $2^S = 2$ lines. Cache size $2^L = 4096$ lines (64 KB).

Solution

Byte offset in line is $log_2 16 = 4 \, b$. Cache set index is $(log_2 4096/2) = 11 \, b$. This leaves $32 - 11 - 4 = 17 \, b$ for the tag.

Fig. 18.7 Components of the 32-bit address in an example two-way set-associative cache.



UCSB

Cache Address Mapping

Example 18.6

A 64 KB four-way set-associative cache is byte-addressable and contains 32 B lines. Memory addresses are 32 b wide.

- a. How wide are the tags in this cache?
- b. Which main memory addresses are mapped to set number 5?

Solution

- a. Address (32 b) = 5 b byte offset + 9 b set index + 18 b tag
- b. Addresses that have their 9-bit set index equal to 5. These are of the general form $2^{14}a + 2^5 \times 5 + b$; e.g., 160-191, 16 554-16 575, . .

Tag width =
$$32 - 5 - 9 = 18$$

Set size =
$$4 \times 32 \text{ B} = 128 \text{ B}$$

Number of sets = $2^{16}/2^7 = 2^9$

Line width =
$$32 B = 2^5 B$$

Nov. 2014



Computer Architecture, Memory System Design



Slide 38

18.5 Cache and Main Memory

Split cache: separate instruction and data caches (L1) Unified cache: holds instructions and data (L1, L2, L3)

Harvard architecture: separate instruction and data memories von Neumann architecture: one memory for instructions and data

The writing problem:

Write-through slows down the cache to allow main to catch up

Write-back or copy-back is less problematic, but still hurts performance due to two main memory accesses in some cases.

Solution: Provide write buffers for the cache so that it does not have to wait for main memory to catch up.





Faster Main-Cache Data Transfers




Fig. 18.8 A 256 Mb DRAM chip organized as a $32M \times 8$ memory module: four such chips could form a 128 MB main memory unit.

18.6 Improving Cache Performance

For a given *cache size*, the following design issues and tradeoffs exist:

Line width (2^W) . Too small a value for W causes a lot of main memory accesses; too large a value increases the miss penalty and may tie up cache space with low-utility items that are replaced before being used.

Set size or associativity (2^S). Direct mapping (S = 0) is simple and fast; greater associativity leads to more complexity, and thus slower access, but tends to reduce conflict misses. More on this later.


Line replacement policy. Usually LRU (least recently used) algorithm or some approximation thereof; not an issue for direct-mapped caches. Somewhat surprisingly, random selection works quite well in practice.

Write policy. Modern caches are very fast, so that write-through is seldom a good choice. We usually implement write-back or copy-back, using write buffers to soften the impact of main memory latency.





Effect of Line Width on Cache Performance



Variation of cache performance as a function of line size.





Effect of Associativity on Cache Performance




Fig. 18.9 Performance improvement of caches with increased associativity.



19 Mass Memory Concepts

Today's main memory is huge, but still inadequate for all needs

- Magnetic disks provide extended and back-up storage
- Optical disks & disk arrays are other mass storage options

Topics in This Chapter					
19.1	Disk Memory Basics				
19.2	Organizing Data on Disk				
19.3	Disk Performance				
19.4	Disk Caching				
19.5	Disk Arrays and RAID				
19.6	Other Types of Mass Memory				





19.1 Disk Memory Basics




Fig. 19.1 Disk memory elements and key terms.





Disk Drives










Access Time for a Disk

- 3. Disk rotation until sector has passed under the head:

 Data transfer time (< 1 ms)
- 2. Disk rotation until the desired sector arrives under the head:
 Rotational latency (0-10s ms)



The three components of disk access time. Disks that spin faster have a shorter average and worst-case access time.

Representative Magnetic Disks

Table 19.1 Key attributes of three representative magnetic disks, from the highest capacity to the smallest physical size (ca. early 2003). [More detail (weight, dimensions, recording density, etc.) in textbook.]

Manufacturer and Model Name	Seagate Barracuda 180	Hitachi DK23DA	IBM Microdrive
Application domain	Server	Laptop	Pocket device
Capacity	180 GB	40 GB	1 GB
Platters / Surfaces	12 / 24	2/4	1/2
Cylinders	24 247	33 067	7 167
Sectors per track, avg	604	591	140
Buffer size	16 MB	2 MB	1/8 MB
Seek time, min,avg,max	1, 8, 17 ms	3, 13, 25 ms	1, 12, 19 ms
Diameter	3.5"	2.5"	1.0"
Rotation speed, rpm	7 200	4 200	3 600
Typical power	14.1 W	2.3 W	0.8 W

19.2 Organizing Data on Disk




Fig. 19.2 Magnetic recording along the tracks and the read/write head.

0	16	32	48	1	17	33	49	2	Track i
30	46	62	15	31	47	0	16	32	Track <i>i</i> + 1
60	13	29	45	61	14	30	46	62	Track <i>i</i> + 2
27	43	59	12	28	44	60	13	29	Track <i>i</i> + 3


Fig. 19.3 Logical numbering of sectors on several adjacent tracks.



19.3 Disk Performance

Seek time =
$$a + b(c-1) + \beta(c-1)^{1/2}$$

Average rotational latency = (30 / rpm) s = (30 000 / rpm) ms



Arrival order of access requests:

A, B, C, D, E, F

Possible out-oforder reading:

C, F, D, E, B, A

Fig. 19.4 Reducing average seek time and rotational latency by performing disk accesses out of order.





19.4 Disk Caching

Same idea as processor cache: bridge main-disk speed gap

Read/write an entire track with each disk access:

"Access one sector, get 100s free," hit rate around 90%
Disks listed in Table 19.1 have buffers from 1/8 to 16 MB
Rotational latency eliminated; can start from any sector
Need back-up power so as not to lose changes in disk cache
(need it anyway for head retraction upon power loss)

Placement options for disk cache

In the disk controller:

Suffers from bus and controller latencies even for a cache hit

Closer to the CPU:

Avoids latencies and allows for better utilization of space Intermediate or multilevel solutions





19.5 Disk Arrays and RAID

The need for high-capacity, high-throughput secondary (disk) memory

Processor speed	RAM size		Number of disks	Disk capacity	Number of disks
1 GIPS	1 GB	100 MB/s	1	100 GB	1
1 TIPS	1 TB	100 GB/s	1000	100 TB	100
1 PIPS	1 PB	100 TB/s	1 Million	100 PB	100 000
1 EIPS	1 EB	100 PB/s	1 Billion	100 EB	100 Million



1 RAM byte for each IPS

1 I/O bit per sec for each IPS

100 disk bytes for each RAM byte

Amdahl's rules of thumb for system balance

Nov. 2014



Computer Architecture, Memory System Design



Slide 52

Redundant Array of Independent Disks (RAID)




Fig. 19.5 RAID levels 0-6, with a simplified view of data organization.



RAID Product Examples






IBM ESS Model 750




19.6 Other Types of Mass Memory




(a) Cutaway view of a hard disk drive

Fig. 3.12 Magnetic and optical disk memory units.







Magnetic tape cartridge

(b) Some removable storage media

Flash drive Thumb drive Travel drive





Optical Disks




Fig. 19.6 Simplified view of recording format and access mechanism for data on a CD-ROM or DVD-ROM.


Nov. 2014




Computer Architecture, Memory System Design



Automated Tape Libraries











20 Virtual Memory and Paging

Managing data transfers between main & mass is cumbersome

- Virtual memory automates this process
- Key to virtual memory's success is the same as for cache

Topics in This Chapter					
20.1	The Need for Virtual Memory				
20.2	Address Translation in Virtual Memory				
20.3	Translation Lookaside Buffer				
20.4	Page Placement and Replacement				
20.5	Main and Mass Memories				
20.6	Improving Virtual Memory Performance				





20.1 The Need for Virtual Memory




Fig. 20.1 Program segments in main memory and on disk.





Memory Hierarchy: The Big Picture




Fig. 20.2 Data movement in a memory hierarchy.





20.2 Address Translation in Virtual Memory




Fig. 20.3 Virtual-to-physical address translation parameters.

Example 20.1

Determine the parameters in Fig. 20.3 for 32-bit virtual addresses, 4 KB pages, and 128 MB byte-addressable main memory.

Solution: Physical addresses are 27 b, byte offset in page is 12 b; thus, virtual (physical) page numbers are 32 - 12 = 20 b (15 b)

Nov. 2014



Page Tables and Address Translation




Fig. 20.4 The role of page table in the virtual-to-physical address translation process.



Protection and Sharing in Virtual Memory





Fig. 20.5 Virtual memory as a facilitator of sharing and memory protection.





The Latency Penalty of Virtual Memory



Nov. 2014




Computer Architecture, Memory System Design



Slide 64

20.3 Translation Lookaside Buffer



Program page in virtual memory

```
$t0,0($s1)
   ٦w
   addi
          $t1,$zero,0
   add
          $t1,$t1,1
L:
          $t1,$s2,D
   bea
   add
          $t2,$t1,$t1
          $t2,$t2,$t2
   add
   add
          $t2,$t2,$s1
   ٦w
          $t3,0($t2)
   slt
          $t4,$t0,$t3
          $t4,$zero,L
   beg
   addi
          $t0,$t3,0
D:
```

All instructions on this page have the same virtual page address and thus entail the same translation

Fig. 20.6 Virtual-to-physical address translation by a TLB and how the resulting physical address is used to access the cache memory.



Address Translation via TLB

Example 20.2

An address translation process converts a 32-bit virtual address to a 32-bit physical address. Memory is byte-addressable with 4 KB pages. A 16-entry, direct-mapped TLB is used. Specify the components of the virtual and physical addresses and the width of the various TLB fields.

Solution Virtual Byte page number offset Virtual Virtual Valid Page number address bits TLB word width = TLB tags **Translation 16** 16-bit tag + Tags match Tag 20-bit phys page # + and entry 1 valid bit + is valid index Other flags 16-entry Physical 2 > 37 bits page number Physical Other TLB address flags Physical Byte offset Fig. 20.6 address tag in word Cache index


Nov. 2014



Computer Architecture, Memory System Design



Virtual- or Physical-Address Cache?



Nov. 2014





20.4 Page Replacement Policies

Least-recently used (LRU) policy

Implemented by maintaining a stack

Page	$s \rightarrow$	Α	В	A	F	В	Е	A
LRU	stack							
MRU	D	Α	В	Α	F	В	Е	Α
	В	D	Α	В	Α	F	В	Ε
	Ε	В	D	D	В	Α	F	В
LRU	С	Ε	Е	Е	D	D	Α	F

Approximate LRU Replacement Policy

Least-recently used policy: effective, but hard to implement

Approximate versions of LRU are more easily implemented Clock policy: diagram below shows the reason for name Use bit is set to 1 whenever a page is accessed




Fig. 20.8 A scheme for the approximate implementation of LRU.





LRU Is Not Always the Best Policy

Example 20.2

Computing column averages for a 17 × 1024 table; 16-page memory

```
for j = [0 ... 1023] {
    temp = 0;
    for i = [0 ... 16]
        temp = temp + T[i][j]
    print(temp/17.0); }
```

Evaluate the page faults for row-major and column-major storage.

Solution




Fig. 20.9 Pagination of a 17×1024 table with row- or column-major storage.



20.5 Main and Mass Memories

Working set of a process, W(t, x): The set of pages accessed over the last x instructions at time t

Principle of locality ensures that the working set changes slowly




Fig. 20.10 Variations in the size of a program's working set.



20.6 Improving Virtual Memory Performance

Table 20.1 Memory hierarchy parameters and their effects on performance

Parameter variation	Potential advantages	Possible disadvantages	
Larger main or cache size	Fewer capacity misses	Longer access time	
Larger pages or longer lines	Fewer compulsory misses (prefetching effect)	Greater miss penalty	
Greater associativity (for cache only)	Fewer conflict misses	Longer access time	
More sophisticated replacement policy	Fewer conflict misses	Longer decision time, more hardware	
Write-through policy (for cache only)	No write-back time penalty, easier write-miss handling	Wasted memory bandwidth, longer access time	



Impact of Technology on Virtual Memory




Fig. 20.11 Trends in disk, main memory, and CPU speeds.





Performance Impact of the Replacement Policy




Fig. 20.12 Dependence of page faults on the number of pages allocated and the page replacement policy



Summary of Memory Hierarchy

Cache memory: provides illusion of very high speed

Main memory: reasonable cost, but slow & small

Virtual memory: provides illusion of very large size




Fig. 20.2 Data movement in a memory hierarchy.



