ELEC-311 Project 1 Combinational Circuit Analysis

Charles Pittman September 17, 2013

1 Objective

First Objective

Analyze a combinational logic circuit and determine its behavior.

Second Objective

Use the Xilinx ISE Design Suite to simulate the logic circuit and program a field-programmable gate array (FPGA) board to verify the behavior.

2 Discussion

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Donec hendrerit tempor tellus. Donec pretium posuere tellus. Proin quam nisl, tincidunt et, mattis eget, convallis nec, purus. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Nulla posuere. Donec vitae dolor. Nullam tristique diam non turpis. Cras placerat accumsan nulla. Nullam rutrum. Nam vestibulum accumsan nisl.

3 Results

I_0	E	I_1	S	$\mid Z \mid$
0	0	0	0	0
0	0	0	1	0
0	0	1	$\frac{1}{0}$	0
0 0 0 0 0	0	1	1	0
0	1	0	$\frac{1}{0}$	0
0	1	0	1	0
0	1	1	0	0
0	1	1	$\begin{array}{c} 1 \\ 0 \end{array}$	1
1	0	0	0	0
1	0	0	1	$\begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \end{bmatrix}$
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1 0	0
1	1	1	0	1
1	1	1	1	1

Table 1: Truth table: $E \cdot (\overline{S} \cdot I_0 + I_1) \cdot (I_0 + S \cdot I_1)$

4 Conclusions

Nullam eu ante vel est convallis dignissim. Fusce suscipit, wisi nec facilisis facilisis, est dui fermentum leo, quis tempor ligula erat quis odio. Nunc porta vulputate tellus. Nunc rutrum turpis sed pede. Sed bibendum. Aliquam posuere. Nunc aliquet, augue nec adipiscing interdum, lacus tellus malesuada massa, quis varius mi purus non odio. Pellentesque condimentum, magna ut suscipit hendrerit, ipsum augue ornare nulla, non luctus diam neque sit amet urna. Curabitur vulputate vestibulum lorem. Fusce sagittis, libero non molestie mollis, magna orci ultrices dolor, at vulputate neque nulla lacinia eros. Sed id ligula quis est convallis tempor. Curabitur lacinia pulvinar nibh. Nam a sapien.