
#### Registers and Counters

# ELEC 311 Digital Logic and Circuits Dr. Ron Hayne


Images Courtesy of Cengage Learning




# 4-Bit Register




## Data Transfer Between Registers



#### Tri-State Bus




#### Adder with Accumulator




311\_12


# Basic Shift Register




## Multi-Function Shift Register



# Timing Diagram



## Sequential Circuits




311\_12


# Binary Counter


Present State			Next State			
C	В	Α	C <sup>+</sup>	$B^+$	$A^+$	
0	0	0	0	0	1	
0	0	1	0	1	0	
0	1	0	0	1	1	
0	1	1	1	0	0	
1	0	0	1	0	1	
1	0	1	1	1	0	
1	1	0	1	1	1	
1	1	1	0	0	0	

311\_12

## D FF Karnaugh Maps








311\_12


# Binary Counter

Present State		Next State			Flip-Flop Inputs			
C	В	Α	C <sup>+</sup>	$B^+$	$\mathcal{A}^+$	$T_{C}$	$T_{B}$	$T_{A}$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1


311\_12

## T FF Karnaugh Maps






# **Up-Down Counter**




	$C^+B^+A^+$				
CBA	U	D			
000	001	111			
001	010	000			
010	011	001			
011	100	010			
100	101	011			
101	110	100			
110	111	101			
111	000	110			

#### Modulo-5 Counter



#### D FF Counter




311\_12


### Modulo-5 Counter


C	В	A	C+	B+	<b>A+</b>	TC	TB	TA
0	0	0	1	0	0	1	0	0
0	0	1	-	-	-	-	-	-
0	1	0	- 0	1	1	0	0	1
0	1	1	0	0	0	0	1	1
1	0	0	1	1	1	0		1
1	0	1	-	-	-	-	-	-
1	1	0	-	-	-	-	-	-
1	1	1	0	1	0	1	0	1

311\_12

## T FF Karnaugh Maps








$$T_A = C + B$$

#### T FF Counter



#### Summary

- Registers
  - Data Transfer
  - Accumulators
  - Shift Registers
- Counters
  - State Tables
  - State Graphs
  - D Flip-Flops
  - T Flip-Flops