### Boolean Algebra (Continued)

# ELEC 311 Digital Logic and Circuits Dr. Ron Hayne

Images Courtesy of Cengage Learning



## Exclusive-OR (XOR)

$$X \oplus Y = X'Y + XY'$$

311\_03

#### XOR Theorems

$$X \oplus 0 = X$$

$$X \oplus 1 = X'$$

$$X \oplus X = 0$$

$$X \oplus X' = 1$$

## Equivalence

$$X = Y$$
 $X = Y$ 
 $X =$ 

311\_03

## Equivalence (XNOR)

$$X \longrightarrow (X \oplus Y)' = (X \equiv Y)$$

X Y	$X \oplus Y$	XY	$X \equiv Y$
0 0	0	0 0	1
0 1	1	0 1	0
1 0	1	1 0	0
1 1	0	1 1	1


311\_03


## Project 1

- Combinational Circuit Analysis
  - Determine input/output relationship of function
    - Boolean Equation
    - Truth Table
  - Implement logic circuit with FPGA
    - Schematic capture design tools
  - Test circuit to verify operation
  - Project Report
- Teams of 2 persons

## Xilinx ISE Design Suite

- Enter description of logic circuit
  - Schematic editor
  - VHDL
- Use a logic synthesizer to generate a netlist
- Use implementation tools to map logic gates and interconnections into the FPGA
- Generate a bitstream programming file
- Configure device
  - Download the bitstream to the FPGA chip





## New Project


- ◆ File → New Project
  - Project Name
    - Demo1
  - Project Location
    - C:\xxx\xxx
  - Top-Level ModuleType
    - Schematic

- Device Family
  - Spartan3E
- Device
  - XC3S100E
- Package
  - TQ144 (BASYS)
  - CP132 (BASYS 2)
- Speed Grade
  - -5

#### New Source

- ◆ Project → New Source
  - Schematic
    - Demo1

- Schematic Editor
  - Symbols
    - Category list
    - Symbol list
  - Drawing area
  - Tools
    - Add wire
    - Add I/O marker




#### Demo1 Schematic

- Categories
  - Logic
- Symbols
  - and2
  - and3
  - inv
  - or2

- Add wires
  - Point to point
  - Stubs


- I/O Markers
  - Input marker
  - Output marker
  - Rename Port

#### **FPGA**



Switches

#### **FPGA Pins**




311\_03

## Constrain the Design


- ◆ User Constraints → I/O Pin Planning Pre-Synthesis
  - Implementation Constraints File
    - Demol.ucf
  - PlanAhead
    - I/O Ports
      - Site

I/O Name	Location	BASYS	BASYS 2
X	SW2	P29	К3
Y	SW1	P36	L3
Z	SW0	P38	P11
XY	LD1	P14	M11
F	LD0	P15	M5




## Synthesize & Implement

- Synthesize Design
- Implement Design
- Generate Programming File



## **BASYS** Configuration


**Set to ROM** 




## Configure Device

- Configure Device (Adept)
  - Initialize Chain
  - XCF02S (PROM)
    - demo1.bit
  - Program
  - Cycle Power (Reset)

311\_03



## Test the Design



311\_03

## Project Report

- Cover Sheet
  - Project Name/Number
  - Authors
  - Professor's Initials
- Objectives
- Discussion
  - Boolean Equation
  - Truth Table
  - Circuit Schematic
- Conclusion
  - Test Results