MicroMIPS




Fig. 13.2 Abstract view of the instruction execution unit for MicroMIPS.



MicroMIPS Addressing Modes




Figure 5.11 Schematic representation of addressing modes in MicroMIPS.



MIPS Instruction Formats




Figure 5.4 MicroMIPS instructions come in only three formats: register (R), immediate (I), and jump (J).



The MicroMIPS Instruction Set

Copy

Arithmetic

Logic

Memory access

Control transfer

Table 13.1

Instruction Usage op Load upper immediate lui rt, imm Add add rd, rs, rt Subtract sub rd, rs, rt Set less than slt rd, rs, rt Add immediate addi rt, rs, imm Set less than immediate slti rt, rs, imm **AND** rd, rs, rt and OR rd, rs, rt or **XOR** xor rd, rs, rt NOR rd, rs, rt nor AND immediate andi rt, rs, imm **OR** immediate ori rt, rs, imm XOR immediate xori rt, rs, imm Load word rt, imm (rs) lw Store word rt, imm (rs) SW Jump L

ir

bltz

beq

bne

jal

syscall

rs

L

rs, L

rs, rt, L

rs, rt, L

Jump register

Branch equal

Jump and link

System call

Branch less than 0

Branch not equal

15

0

0

8

10

0

0

0

12

13

14

35

43

2

0

5

3

8

32 34

42

36

37

38

39