


1. Given the following logic circuit:



- Write a VHDL entity for the circuit.
- Write a Boolean algebra expression for F and a VHDL dataflow architecture.
- Write separate VHDL entities and dataflow architectures for the NAND2 and NAND3 components.
- Write a VHDL structural architecture for the circuit using the components from Part c.