## ELEC-311 Project 4 Synchronous Design

Charles Pittman

December 5, 2013

## Objective

- Design and test a synchronous sequential circuit which implements a 2-bit binary counter.
- Describe the circuit using VHDL.




Figure 1: 2-bit binary counter

## Discussion

Figure 1 shows a block diagram of the 2-bit binary counter to be implemented. It takes four inputs:  $E_L$ ,  $U_P$ ,  $C_{LK}$ , and  $C_{LR}$ ; and the present state is shown by a 2-bit binary number  $(Z_1Z_0)$ . Since the output (which indicates present state) is only two bits, the circuit can have only four states. The  $U_P$  (active-high) control selects the counter's direction: count up when high; count down when low.  $E_L$  (active-low enable) and  $C_{LK}$  (rising-edge triggered) determine when state changes are normally permitted: only when  $C_{LK}$  changes low-high while  $E_L = 0$ . The only exception to this is  $C_{LR}$  (active-high asynchronous clear) signal, which immediately sets the count to 0.

The circuit's regular behavior (i.e. without the asynchronous clear signal) is shown in Table 1. The sums of min-terms in columns  $Q_1^+$  and  $Q_0^+$  were then used to develop the next-state equations. Two Karnaugh maps were used (not pictured) to minimize the equations:

$$Q_1^+ = \sum_m (0, 3, 5, 6, 10, 11, 14, 15)$$
  
=  $E'_L U'_P Q'_1 Q'_0 + U'_P Q_1 Q_0 + E'_L U_P Q'_1 Q_0 + U_P Q_1 Q'_0 + E_L Q_1$  (1)

$$Q_0^+ = \sum_m (0, 2, 4, 6, 9, 11, 13, 15)$$
  
=  $E_L' Q_0' + E_L Q_0$  (2)

	Inputs		PS		NS		Outputs	
$\mathrm{mt}$	$E_L$	$U_P$	$Q_1$	$Q_0$	$Q_1^+$	$Q_0^+$	$Z_1$	$Z_0$
0	0	0	0	0	1	1	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	1	1	0
3	0	0	1	1	1	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	1	0	0	1
6	0	1	1	0	1	1	1	0
7	0	1	1	1	0	0	1	1
8	1	0	0	0	0	0	0	0
9	1	0	0	1	0	1	0	1
10	1	0	1	0	1	0	1	0
11	1	0	1	1	1	1	1	1
12	1	1	0	0	0	0	0	0
13	1	1	0	1	0	1	0	1
14	1	1	1	0	1	0	1	0
15	1	1	1	1	1	1	1	1

Table 1: Transition Table for Figure 1

After developing the next-state equations, an implementation of the circuit is fairly simple with a few components. The Xilinx simulation libraries contains a component modeling a D flip-flop with asynchronous clear, and two instances (one for each next-state equation) of this flip-flop are enough to implement the circuit. An implementation with just those two flip-flops is functional, but not quite useful in this case, since the counter's state is meant to be read via two LEDs. When enabled, the state changes at each clock tick, and the default clock is much faster than the human eye can see. A clock divider component was provided in to effectively slow the clock. To do this, the clock divider contains a 25-item array which fills a slot on each tick before passing one to flip-flops.

## **VHDL**

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
library UNISIM;
use UNISIM.VComponents.all;
use work.project4_pkg.all;
entity counter is
 port (EL : in std_logic; -- Active-low enable
        UP : in std_logic; -- Active-high control (count up/down)
        CLK : in std_logic; -- Rising-edge trigger clock
        CLR : in std_logic; -- Active-high asynchronous clear
        Z : out std_logic_vector (1 downto 0)); -- 2-bit number
end counter;
architecture Dataflow of counter is
  signal d : std_logic_vector(1 downto 0);
 signal q
                : std_logic_vector(1 downto 0);
  signal slow_clk : std_logic;
begin
  -- q next-state equations
 d(1) \le (\text{not EL and not UP and not } q(1) \text{ and not } q(0)) \text{ or }
          (not UP and q(1) and q(0)) or
          (not EL and UP and not q(1) and q(0)) or
          (UP and q(1) and not q(0)) or
          (EL and q(1));
  d(0) \le (\text{not EL and not } q(0)) \text{ or } (\text{EL and } q(1));
  -- Stretch the clock input for slow_clk
 CDIV : CLK_DIV port map (CLK, slow_clk);
  -- D flip-flops to do the actual switching
 FF1 : FDC port map(q(1), slow_clk, CLR, d(1));
 FFO : FDC port map(q(0), slow_clk, CLR, d(0));
  Z <= q; -- Give Z the present state (for output)
end Dataflow;
```