
### VHDL for Sequential Logic

# ELEC 311 Digital Logic and Circuits Dr. Ron Hayne

Images Courtesy of Cengage Learning



### D Flip-Flop



```
process (CLK)
begin
   if CLK'event and CLK = '1' -- rising edge of CLK
      then Q <= D;
   end if;
end process;</pre>
```

311\_17

2

### Asynchronous Clear

```
process (CLK, ClrN)
begin
  if ClrN = '0' then Q <= '0';
    else if CLK'event and CLK = '1'
        then Q <= D;
    end if;
end process;</pre>
```

### Shift Register


```
process (CLK)
begin
  if CLK'event and CLK = '1' then
    if CLR = '1' then Q <= "0000";
    elsif Ld = '1' then Q <= D;
    elsif LS = '1' then Q <= Q(2 downto 0)& Rin;
    end if;
  end if;
end process;</pre>
```

### Counter


```
signal Q: std_logic_vector(3 downto 0);
process (CLK)
begin
   if CLK'event and CLK = '1' then
        if ClrN = '0' then Q <= "0000";
            elsif En = '1' then Q \le Q + 1;
        end if;
   end if;
end process;
```

# Design Example

- T-bird Tail Lights
  - Left Turn
  - Right Turn
  - Hazard




# Flashing Sequence




## Flashing Sequence

Left Turn



• Right Turn




### Initial State Graph

Mutual Exclusion?

• All Inclusion?

#### **Output Table**

State	LC	LB	LA	RA	RB	RC
IDLE	0	0	0	0	0	0
L1	0	0	1	0	0	0
L2	0	1	1	0	0	0
L3	1	1	1	0	0	0
R1	0	0	0	1	0	0
R2	0	0	0	1	1	0
R3	0	0	0	1	1	1
LR3	1	1	1	1	1	1




### Corrected State Graph

 Handles multiple inputs asserted simultaneously

#### **Output Table**

State	LC	LB	LA	RA	RB	RC
IDLE	0	0	0	0	0	0
L1	0	0	1	0	0	0
L2	0	1	1	0	0	0
L3	1	1	1	0	0	0
R1	0	0	0	1	0	0
R2	0	0	0	1	1	0
R3	0	0	0	1	1	1
LR3	1	1	1	1	1	1



311\_17


10

### Enhanced State Graph

 Goes into hazard mode as soon as possible

#### **Output Table**

State	LC	LB	LA	RA	RB	RC
IDLE	0	0	0	0	0	0
L1	0	0	1	0	0	0
L2	0	1	1	0	0	0
L3	1	1	1	0	0	0
R1	0	0	0	1	0	0
R2	0	0	0	1	1	0
R3	0	0	0	1	1	1
LR3	1	1	1	1	1	1



311\_17 11

### VHDL Model

```
entity TBIRD is
  port (clock, left, right, haz : in std logic;
        tail : out std logic vector (1 to 6));
end TBIRD;
architecture BEHAVE of TBIRD is
  type State_type is (IDLE,L1,L2,L3,R1,R2,R3,LR3);
  signal State, Next State: State type;
  signal input: std logic vector(1 to 3);
begin
  input <= left & right & haz;</pre>
```

311\_17

### VHDL Outputs

311\_17

### VHDL Sequential Machine

```
process (input, State)
  begin
    case State is
      when IDLE =>
        case input is
          when "010" => Next State <= R1;
          when "100" => Next State <= L1;
          when "--1" => Next State <= LR3;
          when others => Next State <= IDLE;
        end case;
      when L1 =>
        case input is
          when "--1" => Next State <= LR3;
          when others => Next State <= L2;
```

311\_17

### VHDL Sequential Machine

```
process (SLOW_CLK)
begin
  if SLOW_CLK'event and SLOW_CLK = '1' then
    State <= Next_State;
  end if;
end process;</pre>
```

### Summary

- Sequential VHDL
  - process
  - if-then-else
  - case
- Design Example