

Processor Design

ELEC 418

Advanced Digital Systems

Dr. Ron Hayne

Images Courtesy of Thomson Engineering



68HC11 Programming Model


♦ Motorola 68HC11 Microcomputer

7	A	0	7	B	0	8-bit Accumulators A & B								
15	D				0	16-bit Double Accumulator D								
15	X				0	Index Register X								
15	Y				0	Index Register Y								
15	SP				0	Stack Pointer								
15	PC				0	Program Counter								
<table><tr><td>S</td><td>X</td><td>H</td><td>I</td><td>N</td><td>Z</td><td>V</td><td>C</td></tr></table>						S	X	H	I	N	Z	V	C	Condition Code Register
S	X	H	I	N	Z	V	C							


68HC11 Instruction Set Table

Source Form	Operation	Boolean Expression	Addr. Mode	Machine Code		Bytes	Cycles
				Op Code	Op-er and		
ABX	Add B to X	$X + 00:B \rightarrow X$	INH	3A		1	3
•	•	•	•	•	•	•	•
ADDA (opr)	Add Memory to A	$A + M \rightarrow A$	A IMM	8B	ii	2	2
			A DIR	9B	dd	2	3
			A EXT	BB	hh ll	3	4
			A IND,X	AB	ff	2	4
			A IND,Y	18 AB	ff	3	5
•	•	•	•	•	•	•	•
CLC	Clear Carry Bit	$0 \rightarrow C$	INH	0C		1	2
•	•	•	•	•	•	•	•
LDX (opr)	Load Index Register X	$M:(M + 1) \rightarrow X$	X IMM	CE	jj kk	3	3
			X DIR	DE	dd	2	4

PIC18F – MPU and Memory




◆ PIC18F4X2 Architecture Block Diagram



MIPS ISA

- ◆ **Instruction Set Architecture**
 - 32 General-Purpose Registers (32-bits)
 - 3 Instruction Formats
 - R-format (register)
 - I-format (immediate)
 - J-format (jump)
 - 1 Addressing Mode
 - Base register and signed offset

FIGURE 9-5. Overall Data Path



Data Path Design

♦ MIPS Subset

Arithmetic	add subtract add immediate
Logical	and or and immediate or immediate shift left logical shift right logical
Data Transfer	load word store word
Conditional branch	branch on equal branch on not equal set on less than
Unconditional branch	jump jump register



♦ Sequence of Operations

- Fetch an Instruction
- Decode the Instruction
- Execute the Instruction


Instructional Processor Design

- ♦ **3 Bus Organization**
 - 16 bit Data Path
- ♦ **4 Word Register File**
- ♦ **4K Word Memory**
- ♦ **8 Function ALU**
 - 2 Condition Code Flags
- ♦ **5 Data Instructions**
 - 4 Addressing Modes
- ♦ **4 Branch Instructions**

Data Path & Memory



ALU Multiplexers



Data Path Registers & Memory

- ♦ **Program Counter (PC)**
 - 12-bit Program Address
- ♦ **Subroutine Stack (STACK)**
 - 16 x 12-bit Addresses
- ♦ **Instruction Register (IR)**
 - 16-bit Instructions
- ♦ **Register File (REGS)**
 - 4 x 16-bit Registers
- ♦ **Arithmetic Logic Unit (ALU)**
 - 8 Functions (ALU_OP)
- ♦ **Flag Register (STATUS)**
 - Negative Flag (N)
 - Zero Flag (Z)
- ♦ **Memory Data Register (MDR)**
 - 16-bits to/from Memory
- ♦ **Memory Address Reg (MAR)**
 - 12-bit Memory Address
- ♦ **Memory (MEM)**
 - 4K x 16-bit Memory


Memory Map

- ◆ **4K (4096) RAM**
 - 8 Memory-mapped I/O Ports
 - 0x000 Switch (Input)
 - 0x001 LED (Output)
 - 120 Data Memory Locations
 - 0x008 - 0x07F
 - 3968 Program Memory Locations
 - 0x080 - 0xFFFF

Addressing Modes

- ◆ **Method of specifying of an operand**
 - Immediate (Literal) addressing
 - The operand is a number that follows the opcode
 - Direct (Absolute) addressing
 - The address of the operand is a part of the instruction
 - Indirect addressing
 - An address is specified in a register (pointer) and the MPU looks up the address in that register

Data Instruction Format



	Mode	REG #	Name	Syntax	Effective Address
SRC or DST	00	00-11	Register Direct	Rn	EA = Rn
	01	00-11	Register Indirect	(Rn)	EA = [Rn]
	10	vv	Absolute	Value	EA = Value
	11*	vv	Immediate	#Value	Operand = Value

EA = Effective Address


vv = Upper 2 bits of Value

* = SRC only

Data Instructions

OP	Fn	Assembly Language	Register Transfer Notation (RTN)
000	MOVE	MOVE SRC, DST	$DST \leftarrow SRC$
001	ADD	ADD SRC, DST	$DST \leftarrow SRC + DST$
010	INV	INV SRC, DST	$DST \leftarrow \text{not } SRC$
011	AND	AND SRC, DST	$DST \leftarrow SRC \text{ and } DST$
100	ROTL	ROTL SRC, DST	$DST \leftarrow SRC(14 \text{ dt } 0) \& SRC(15)$
...			


Branch Instruction Format




OP	MD	Fn	Assy Lang	RTN
111	00	BRA	BRA Offset	$PC \leftarrow PC + \text{Offset}$
	01	BGTZ	BGTZ Offset	$PC \leftarrow PC + \text{Offset} \text{ (STATUS} > 0)$
	10	BSR	BSR Offset	$\text{STACK} \leftarrow PC; PC \leftarrow PC + \text{Offset}$
	11	RTN	RTN	$PC \leftarrow \text{STACK}$

Assembly Language Program

```
    MOVE N,R1
    MOVE #NUM1,R2
    MOVE #0,R0
LOOP ADD  (R2),R0
    ADD  #1,R2
    ADD  #-1,R1
    BGTZ LOOP
    MOVE R0,SUM
STOP BRA  STOP
```



Control Unit Organization



Control Signals

- ♦ BUS_A
- ♦ BUS_B
- ♦ REGS_Read1
- ♦ REGS_Read2
- ♦ Extend
- ♦ Address
- ♦ ALU_Op
- ♦ MEM_Read
- ♦ MEM_Write
- ♦ Inc_PC
- ♦ Load_PC
- ♦ Push_PC
- ♦ Pop_PC
- ♦ Load_IR
- ♦ REGS_Write
- ♦ Load_STATUS
- ♦ Load_MDR
- ♦ Load_MAR
- ♦ Clear

Control Unit Design

◆ Instruction Fetch

Step	RTN	Control Signals
T0	$MAR \leftarrow PC, PC \leftarrow PC + 1$	$BUS_B \leq PC$ $ALU_OP \leq Pass_B$ $Load_MAR \leq '1'$ $Inc_PC \leq '1'$
T1	$MDR \leftarrow MEM(MAR)$	$MEM_Read \leq '1'$ $Load_MDR \leq '1'$
T2	$IR \leftarrow MDR$	$BUS_B \leq MDR$ $ALU_OP \leq Pass_B$ $Load_IR \leq '1'$

Control Unit Design

◆ Instruction Execute

- `MOVE Rs, Rd`

- Register Direct (M0), Register Direct (M0)

Step	RTN	Control Signals
T3	$R(D) \leftarrow R(S)$	<pre>REGS_Read1 <= '1' ALU_OP <= Pass_A Load_STATUS <= '1' REGS_Write <= '1' Clear <= '1'</pre>

Control Unit Design

◆ Instruction Execute

- MOVE Value, Rd
 - Immediate (M3), Register Direct (M0)

Step	RTN	Control Signals
T3	$R(D) \leftarrow \text{Value}$	<pre>BUS_A <= IR Extend <= '1' ALU_OP <= Pass_A Load_STATUS <= '1' REGS_Write <= '1' Clear <= '1'</pre>

Control Unit Design

◆ Instruction Execute

- BRA Offset
 - Branch Always
 - OP (111), Mode (M0)

Step	RTN	Control Signals
T3	$PC \leftarrow PC + \text{Offset}$	BUS_A \leq IR BUS_B \leq PC Extend \leq '1' ALU_OP \leq ADD Load_PC \leq '1' Clear \leq '1'

VHDL Model (Phase 1)

♦ Data Path

- Components

♦ Control Unit

- Instruction Fetch
- Instruction Execute

♦ First Test Program


- program1.asm
- program1.bin

MOVE #3,R1


MOVE R1,R2

STOP BRA STOP

VHDL Model (Phase 1)



- ◆ **processor1.vhd**
- ◆ **processor1_components.vhd**




VHDL Testbench

```
constant CLK_period : time := 20 ns;

stim_proc : process
begin
    RESET <= '1';
    wait for CLK_period*1.25;
    RESET <= '0';
    wait for CLK_period*15;
end process;
```

VHDL Simulation (Phase 1)



Control Unit Design (Phase 2)

- `MOVE Rs, Addr`
 - Register Direct (M0), Absolute (M2)

Step	RTN	Control Signals
T3	$\text{MDR} \leftarrow \text{R(S)}$	$\text{REGS_Read1} \leq '1'$ $\text{ALU_OP} \leq \text{Pass_A}$ $\text{Load_STATUS} \leq '1'$ $\text{Load_MDR} \leq '1'$
T4	$\text{MAR} \leftarrow \text{Value}$	$\text{BUS_B} \leq \text{IR};$ $\text{Address} \leq '1'$ $\text{ALU_OP} \leq \text{Pass_B}$ $\text{Load_MAR} \leq '1'$
T5	$\text{MEM(MAR)} \leftarrow \text{MDR}$	$\text{MEM_Write} \leq '1'$ $\text{Clear} \leq '1'$

Control Unit Design (Phase 2)

- `MOVE Addr, Rd`
 - Absolute (M2), Register Direct (M0)

Step	RTN	Control Signals
T3	$\text{MAR} \leftarrow \text{Value}$	$\text{BUS_B} \leq \text{IR}$ $\text{Address} \leq '1'$ $\text{ALU_OP} \leq \text{Pass_B}$ $\text{Load_MAR} \leq '1'$
T4	$\text{MDR} \leftarrow \text{MEM}(\text{MAR})$	$\text{MEM_Read} \leq '1'$ $\text{Load_MDR} \leq '1'$
T5	$\text{R(D)} \leftarrow \text{MDR}$	$\text{BUS_B} \leq \text{MDR}$ $\text{ALU_OP} \leq \text{Pass_B}$ $\text{Load_STATUS} \leq '1'$ $\text{REGS_Write} \leq '1'$ $\text{Clear} \leq '1'$

Control Unit Design (Phase 2)

- ADD (Rs) , Rd
 - Register Indirect (M1), Register Direct (M0)

Step	RTN	Control Signals
T3	$MAR \leftarrow R(S)$	REGS_Read1 <= '1' ALU_OP <= Pass_A Load_MAR <= '1'
T4	$MDR \leftarrow MEM(MAR)$	MEM_Read <= '1' Load_MDR <= '1'
T5	$R(D) \leftarrow MDR + R(D)$	BUS_A <= MDR REGS_Read2 <= '1' ALU_OP <= OP Load_STATUS <= '1' REGS_Write <= '1' Clear <= '1'

Control Unit Design (Phase 2)

- ADD #Value, Rd
 - Immediate (M3), Register Direct (M0)

Step	RTN	Control Signals
T3	$R(D) \leftarrow \text{Value} + R(D)$	<pre>BUS_A <= IR Extend <= '1' REGS_Read2 <= '1' ALU_OP <= OP Load_STATUS <= '1' REGS_Write <= '1' Clear <= '1'</pre>

Control Unit Design (Phase 2)


- BGTZ Offset
 - Branch if greater than zero
 - OP (111), Mode (M1)

Step	RTN	Control Signals
T3	if $N = 0$ and $Z = 0$ then $PC \leftarrow PC + \text{Offset}$	$BUS_A \leq IR$ $BUS_B \leq PC$ $Extend \leq '1'$ $ALU_OP \leq ADD$ $Load_PC \leq '1'$ $Clear \leq '1'$

Assembly Language Program


- ♦ `program.asm`
- ♦ `program.bin`

```
        MOVE  N,R1
        MOVE  #NUM1,R2
        MOVE  #0,R0
LOOP    ADD   (R2),R0
        ADD   #1,R2
        ADD   #-1,R1
        BGTZ  LOOP
        MOVE  R0,SUM
STOP    BRA   STOP
```




VHDL Control Unit (Phase 2)

◆ processor2.vhd



VHDL Simulation (Phase 2)



Microcontroller (Phase 3)

- ◆ **4K (4096) RAM**

- 8 Memory-mapped I/O Ports

- 0x000 SWITCH (Input) 8-bit
- 0x001 LED (Output) 8-bit
- 0x002 ANODE (Output) 4-bit
- 0x003 CATHODE (Output) 8-bit

- 120 Data Memory Locations

- 0x008 - 0x07F


MEM4K

entity MEM4K is

```
port(CLK: in std_logic;
      MEM_Read: in std_logic;
      MEM_Write: in std_logic;
      Addr: in std_logic_vector(11 downto 0);
      Data_In: in std_logic_vector(15 downto 0);
      Data_Out: out std_logic_vector(15 downto 0);
      SWITCH: in std_logic_vector(7 downto 0);
      LED: out std_logic_vector(7 downto 0);
      ANODE: out std_logic_vector(3 downto 0);
      CATHODE: out std_logic_vector(7 downto 0));
```

end MEM4K;

Data Instruction Format



	Mode	REG #	Name	Syntax	Effective Address
SRC or DST	00	00-11	Register Direct	Rn	EA = Rn
	01	00-11	Register Indirect	(Rn)	EA = [Rn]
	10	vv	Absolute	Value	EA = Value
	11*	vv	Immediate	#Value	Operand = Value

EA = Effective Address


vv = Upper 2 bits of Value

* = SRC only

Data Instructions


OP	Fn	Assembly Language	Register Transfer Notation (RTN)
000	MOVE	MOVE SRC, DST	$DST \leftarrow SRC$
001	ADD	ADD SRC, DST	$DST \leftarrow SRC + DST$
010	INV	INV SRC, DST	$DST \leftarrow \text{not } SRC$
011	AND	AND SRC, DST	$DST \leftarrow SRC \text{ and } DST$
100	ROTL	ROTL SRC, DST	$DST \leftarrow SRC(14 \text{ dt } 0) \& SRC(15)$
...			

Branch Instruction Format



OP	MD	Fn	Assy Lang	RTN
111	00	BRA	BRA Offset	$PC \leftarrow PC + \text{Offset}$
	01	BGTZ	BGTZ Offset	$PC \leftarrow PC + \text{Offset} \text{ (STATUS} > 0)$
	10	BSR	BSR Offset	$STACK \leftarrow PC; PC \leftarrow PC + \text{Offset}$
	11	RTN	RTN	$PC \leftarrow STACK$

FPGA Implementation



Summary

- ◆ **Example Microprocessors**
 - Instruction Set Architecture
- ◆ **Instructional Processor Design**
 - Data Path
 - Memory
 - Instruction Processing
- ◆ **VHDL Model**
 - ISim Simulation
 - FPGA Implementation