- 1. Design a falling-edge triggered J-K flip-flop with an active-high asynchronous clear.
- a) Draw the logic symbol and a truth table.
- b) Write a complete VHDL model (entity and behavioral architecture).
- 2. Draw the circuit generated by the following VHDL model. Completely label all components and signals.

```
entity SR2 is
 port(S, CLK: in bit;
       D: in bit vector(1 downto 0);
       Q: out bit vector(1 downto 0));
end SR2;
architecture DATAFLOW of SR2 is
  signal M, R: bit vector(1 downto 0);
begin
  M \le D when S = '1' else (R(0) \& R(1));
  process (CLK)
  begin
    if rising edge(CLK) then
      R \leq M;
    end if;
  end process;
  O \leq R;
end DATAFLOW;
```

No. 5505 Engineer's Computation Pad

