
Multiplexers, Decoders, and PLDs

ELEC 311 Digital Logic and Circuits Dr. Ron Hayne


Images Courtesy of Cengage Learning



Multiplexers



Larger Multiplexers




Cascading Multiplexers


FIGURE 9-5

Component MUXs of Figure 9-4


© Cengage Learning 2014




Multiple-Bit Data





Tri-State Buffer






Tri-State Buffers






_B	Α	O
0	0	Ζ
0	1	Ζ
1	0	0
1	1	1

Bi-Directional I/O Pins




311_09

Decoders




311_09

Priority Encoders



311_09 10

Read-Only Memory



311_09

Hex to ASCII Converter


x Digit
A_0
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0

Programmable Logic Devices

- Programmable Logic Array (PLA)
- Programmable Array Logic (PAL)
- Complex Programmable Logic Device (CPLD)
- Field Programmable Gate Array (FPGA)


311_09

Programmable Logic Arrays





Programmable Array Logic


Logic Symbol




PAL Symbol








Programmed PAL




Complex PLD



Architecture of Xilinx XCR3064XL CPLD (© Xilinx, Inc.)


311_09 17

Xilinx CPLD




311_09

Field Programmable Gate Array



Configurable Logic Block



311_09

Summary

- Multiplexers
- Three-State Buffers
- Decoders
- Priority Encoders
- Read-Only Memory
- Complex Programmable Logic Devices
- Field Programmable Gate Arrays

311_09