Designing with FPGAs

ELEC 418 Advanced Digital Systems Dr. Ron Hayne


Images Courtesy of Thomson Engineering



FPGA Logic Blocks

FIGURE 6-1:

(a) Example **Building Block for** an FPGA; (b) 4-to-1 **Multiplexer Using** 2-to-1 Multiplexers



02-to-1


MUX

-M


Implementing Functions

- 4-to-1 Multiplexer
 - $M = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$
- Decomposition into 2-to-1 Multiplexers
 - $M_1 = S_0'I_0 + S_0I_1$
 - $M_2 = S_0'I_2 + S_0I_3$
 - $M = S_1'M_1 + S_1M_2$

FIGURE 6-1:
(a) Example
Building Block for
an FPGA; (b) 4-to-1
Multiplexer Using
2-to-1 Multiplexers



Mapping to Logic Blocks



LUT Contents


Inputs				Output
X_4	$X_3(S_0)$	$X_{2}(I_{1})$	$X_1(I_0)$	$X(M_1)$
X	0	0	0	0
X	0	0	1	1
X	0	1	0	0
X	0	1	1	1
X	1	0	0	0
X	1	0	1	0
X	1	1	0	1
X	1	1	1	1

LUT-M1 = 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1

Another Example


Ring Counter


FIGURE 6-5:
(a) Circular Shift
Register;
(b) Implementation
Using Simple FPGA
Building Block




FPGA Implementation

FIGURE 6-5:
(a) Circular Shift
Register;
(b) Implementation
Using Simple FPGA
Building Block






Xilinx Configurable Logic Block



Dedicated Memory in FPGAs




SRAM Blocks

Example RAM Sizes

FPGA Family	Dedicated RAM Size (Kb)	Organization	
Xilinx Virtex 5	1152–10368	64-576 18Kb blocks	
Xilinx Virtex 4	864–9936	48-552 18Kb blocks	
Xilinx Virtex-II	72–3024	4–168 18Kb blocks	
Xilinx Spartan 3E	72–648	4–36 18Kb blocks	
Altera Stratix II	409–9163	104–930 512b blocks 78–768 4Kb blocks 0–9 512Kb blocks	
Altera Cyclone II	117–1125	26–250 4Kb blocks	
Lattice SC	1054–7987	56-424 18Kb blocks	
Actel Fusion	27–270	6–60 4Kb blocks	

Memory From LUTs



418_06

VHDL Models for Memory

- Synchronous or Asynchronous
- Synchronous-Write, Asynchronous-Read
 - LUT-Based Memory
- Synchronous-Write, Synchronous-Read
 - Dedicated (Block) Memory

418_06

VHDL Models for Memory

```
library IEEE;
use IEEE.STD LOGIC_1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Memory is
 port(Address: in STD LOGIC VECTOR(6 downto 0);
      Clk, MemWrite: in STD LOGIC;
      Data In: in STD LOGIC VECTOR(31 downto 0);
      Data out: out STD LOGIC VECTOR(31 downto 0));
end Memory;
```

418_06 13

LUT-Based Memory

```
architecture LUT of Memory is
  type RAM is array (0 to 127) of
               std logic vector(31 downto 0);
  signal DataMEM: RAM;
begin
  process (CLK)
  begin
    if rising edge(CLK) then
      if MemWrite = '1' then
        DataMEM(conv integer(Address)) <= Data In;</pre>
      end if;
    end if;
  end process;
  Data Out <= DataMEM(conv integer(Address));</pre>
end LUT;
```

Dedicated Memory


```
architecture Dedicated of Memory is
  type RAM is array (0 to 127) of
               std logic vector(31 downto 0);
  signal DataMEM: RAM;
begin
  process (CLK)
  begin
    if rising edge(CLK) then
      if MemWrite = '1' then
        DataMEM(conv integer(Address)) <= Data In;</pre>
      end if;
      Data Out <= DataMEM(conv integer(Address));</pre>
    end if;
  end process;
end Dedicated;
```

CAD Design Flow

- - Logic Optimization
- Mapping
- Placement
- Routing

418 06

Self-Correcting Ring Counter



Synthesis Example

```
-- 4-std logic Self-Correcting Ring Counter
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RING COUNT is
 port (CLK, RESET: in std logic;
        Q : out std logic vector(3 downto 0));
end RING COUNT;
architecture BEHAVE of RING COUNT is
  signal IQ : std logic vector(3 downto 0);
  signal LIN : std logic;
```

418_06

Synthesis Example

```
begin
  LIN \leq not IQ(2) and not IQ(1) and not IQ(0);
  process(CLK)
  begin
    if rising edge(CLK) then
      if RESET = '1' then
        IQ <= "0001";
      else
        IQ <= IQ(2 downto 0) & LIN;</pre>
      end if;
    end if;
  end process;
  Q \leq IQ;
end BEHAVE;
```

Design Flow Continued

Mapping


- Process of binding technology-dependent circuits of target technology to technology-independent circuits in the design
 - MUX, ROM, LUT, NAND, NOR

Placement

- Process of taking defined logic and I/O blocks and assigning them to physical locations
- Routing
 - Process of interconnecting the sub-blocks


418_06

Mapping




418_06 21

Placement



Routing



Summary

- Designing with FPGAs
 - Implementing Functions
 - Memory
 - CAD Design Flow

418_06