

# Combinational Circuit Design

ELEC 311



Digital Logic and Circuits

Dr. Ron Hayne

*Images Courtesy of Cengage Learning*



# Propagation Delay





# Timing Diagrams


**FIGURE 8-5**

Timing Diagram for  
AND-NOR Circuit


© Cengage Learning 2014



# Static Hazards



(a) Static 1-hazard




(b) Static 0-hazard


# Detection of a Static Hazard

**FIGURE 8-8**  
Detection of a  
1-Hazard

© Cengage Learning 2014



(a) Circuit with a static 1-hazard



(b) Timing chart

# Testing of Logic Circuits

- ◆ Truth Table
  - Input Combinations
  - Verify Outputs
- ◆ Incorrect Outputs
  - Error Design
  - Error in Wiring
  - Error in Gate

# Design Example

