VHDL

ELEC 311 Digital Logic and Circuits Dr. Ron Hayne

Images Courtesy of Cengage Learning




VHDL Tools


- Hardware Description Language Tools
 - Text Editor
 - Design Entry
 - Compiler
 - Syntax
 - Simulator
 - Test Bench
 - Functional Verification
 - Synthesis tool
 - Libraries
 - Target Technology

VHDL Model

- Entity
 - Component interface
 - Inputs
 - Outputs
- Architecture
 - Structural
 - Dataflow
 - Behavioral



Propagation Delays



- -- when A changes, these concurrent
- -- statements all execute at the same time

D <= A and B after 2 ns;

E <= not A after 1 ns;

F <= A or C after 3 ns;

Bit Vectors

$$A(3)$$
 $B(3)$
 $C(3)$

$$A(1)$$
 $B(1)$
 $C(1)$

$$A(0)$$
 $C(0)$

-- the hard way


$$C(3) \le A(3)$$
 and $B(3)$;

$$C(2) \le A(2) \text{ and } B(2);$$

$$C(1) \le A(1)$$
 and $B(1)$;

$$C(0) \le A(0) \text{ and } B(0);$$

Multiplexers



-- conditional signal assignment statement

$$F \le 10$$
 when $A = '0'$ else 11 ;

Design Hierarchy

Entity Architecture

Entity Architecture

Module 1


Entity Architecture

Module 2

Entity Architecture

Module N

4-bit Adder Example



VHDL Types

Predefined Types

bit	character	severity_level
bit_vector	integer	string
boolean	real	time

IEEE Standard Logic

VHDL Operators

integer Operators		boo	boolean Operators	
+	addition	and	AND	
_	subtraction	or	OR	
*	multiplication	nand	NAND	
/	division	nor	NOR	
mod	modulo division	xor	Exclusive OR	
rem	modulo remainder	xnor	Exclusive NOR	
abs	absolute value	not	complementation	
**	exponentiation	&	concatenation	

VHDL Libraries and Packages

- library IEEE;
- use IEEE.numeric bit.all;
- library IEEE;
- use IEEE.std_logic_1164.all;
- use IEEE.numeric std.all;
- use work.project3 gates.all;


Project 3 VHDL

- Structural Description
 - Entity
 - Structural Architecture
- Package
 - Component declarations
 - Dataflow descriptions


Project 3 Xilinx

- New Project
 - Top-Level Source Type → HDL
- ◆ Project → New Source
 - VHDL Module
- ◆ Project → Add Copy of Source
 - project3_gates.vhd

New Source



311_10



Summary

- Entity
- Architecture
 - Structural
 - Dataflow
 - Behavioral
- Types
- Operators
- Libraries and Packages