




Instructional Processor



1

ALU Multiplexers



418_09

2

Control Signals

- ◆ BUS_A
- ◆ BUS_B
- ◆ REGS_Read1
- ◆ REGS_Read2
- ◆ Extend
- ◆ Address
- ◆ ALU_Op
- ◆ MEM_Read
- ◆ MEM_Write
- ◆ Inc_PC
- ◆ Load_PC
- ◆ Push_PC
- ◆ Pop_PC
- ◆ Load_IR
- ◆ REGS_Write
- ◆ Load_STATUS
- ◆ Load_MDR
- ◆ Load_MAR
- ◆ Clear

418_09

3

Branch Instruction Format

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0


OP	MD	OFFSET	IR
----	----	--------	----

OP	MD	Fn	Assy Lang	RTN
111	00	BRA	BRA Offset	$PC \leftarrow PC + \text{Offset}$
	01	BGTZ	BGTZ Offset	$PC \leftarrow PC + \text{Offset} \text{ (STATUS} > 0 \text{)}$
	10	BSR	BSR Offset	$STACK \leftarrow PC; PC \leftarrow PC + \text{Offset}$
	11	RTN	RTN	$PC \leftarrow \text{STACK}$

418_09

4

Data Instruction Format



	Mode	REG #	Name	Syntax	Effective Address
SRC or DST	00	00-11	Register Direct	Rn	EA = Rn
	01	00-11	Register Indirect	(Rn)	EA = [Rn]
	10	vv	Absolute	Value	EA = Value
	11*	vv	Immediate	#Value	Operand = Value

EA = Effective Address
 vv = Upper 2 bits of Value
 * = SRC only

Data Instructions

OP	Fn	Assembly Language	Register Transfer Notation (RTN)
000	MOVE	MOVE SRC , DST	DST ← SRC
001	ADD	ADD SRC , DST	DST ← SRC + DST
010	INV	INV SRC , DST	DST ← not SRC
011	AND	AND SRC , DST	DST ← SRC and DST
100	ROTL	ROTL SRC , DST	DST ← SRC(14 dt 0) & SRC(15)
...			