
Multiplexers, Decoders, and PLDs

ELEC 311 Digital Logic and Circuits Dr. Ron Hayne


Images Courtesy of Cengage Learning



Multiplexers



Larger Multiplexers




Cascading Multiplexers


FIGURE 9-5

Component MUXs of Figure 9-4


© Cengage Learning 2014




Multiple-Bit Data





Tri-State Buffer






Tri-State Buffers





B	Α	С
0	0	Ζ
0	1	Ī
1	0	0
1	1	1


Bi-Directional I/O Pins



311_09

8


Decoders



311_09


9

Priority Encoders



311_09 10

Read-Only Memory



311_09

Hex to ASCII Converter

Input			Hex	ASCII Code for Hex Digit								
W	Χ	Y	Ζ	Digit	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
0	0	0	0	0	0	1	1	0	0	0	0	
0	0	0	1	1	0	1	1	0	0	0	1	
0	0	1	0	2	0	1	1	0	0	1	0	
0	0	1	1	3	0	1	1	0	0	1	1	
0	1	0	0	4	0	1	1	0	1	0	0	
0	1	0	1	5	0	1	1	0	1	0	1	
0	1	1	0	6	0	1	1	0	1	1	0	
0	1	1	1	7	0	1	1	0	1	1	1	
1	0	0	0	8	0	1	1	1	0	0	0	
1	0	0	1	9	0	1	1	1	0	0	1	
1	0	1	0	Α	1	0	0	0	0	0	1	
1	0	1	1	В	1	0	0	0	0	1	0	
1	1	0	0	C	1	0	0	0	0	1	1	
1	1	0	1	D	1	0	0	0	1	0	0	
1	1	1	0	Е	1	0	0	0	1	0	1	
1	1	1	1	F	1	0	0	0	1	1	0	


Programmable Logic Devices

- Programmable Logic Array (PLA)
- Programmable Array Logic (PAL)
- Complex Programmable Logic Device (CPLD)
- Field Programmable Gate Array (FPGA)

311_09


13

Programmable Logic Arrays





Programmable Array Logic


Logic Symbol




PAL Symbol








Programmed PAL




Complex PLD



Architecture of Xilinx XCR3064XL CPLD (© Xilinx, Inc.)


311_09 17

Xilinx CPLD




311_09

Field Programmable Gate Array



Configurable Logic Block



311_09

20

Summary

- Multiplexers
- Three-State Buffers
- Decoders
- Priority Encoders
- Read-Only Memory
- Complex Programmable Logic Devices
- Field Programmable Gate Arrays