
SM Charts and Microprogramming

ELEC 418 Advanced Digital Systems Dr. Ron Hayne

Images Courtesy of Thomson Engineering



State Machine Charts




- * Equivalent State
 Graph
 - Exactly One Transition True at Any Time
 - Next State Uniquely Defined

- SM Block
 - One Entrance Path
 - One or More Exit Paths
 - No Internal Feedback


418_05

Example SM Block




State Graph to SM Chart






Conversion of a State Graph to an SM Chart




(a) State graph



(b) Equivalent SM chart


Add-and-Shift Multiplier

FIGURE 4-25: Block Diagram for Binary Multiplier




418_05

FIGURE 4-28: **Multiplier Control** with Counter





(a) Multiplier control

(b) State graph for add-shift control



(c) Final state graph for add-shift control





(c) Final state graph for add-shift control

```
entity Mult is
  port(CLK, St, K, M: in std_logic;
       Load, Sh, Ad, Done: out std logic);
end Mult;
architecture SMbehave of Mult is
signal State, Nextstate: integer range 0 to 3;
begin
  process (St, K, M, State)
  begin
    Load <= '0'; Sh <= '0'; Ad <= '0'; Done <= '0';
```

418_05

```
case State is
when 0 =>
   if St = '1' then
    Load <= '1';
   Nextstate <= 1;
   else
    Nextstate <= 0;
   end if;</pre>
```

```
when 1 \Rightarrow
  if M = '1' then
     Ad <= '1';
     Nextstate <= 2;</pre>
  else
     Sh <= '1';
     if K = '1' then
       Nextstate <= 3;</pre>
     else
       Nextstate <= 1;</pre>
     end if;
  end if;
```

```
when 2 \Rightarrow
       Sh <= '1';
       if K = '1' then
          Nextstate <= 3;</pre>
       else
          Nextstate <= 1;</pre>
       end if;
     when 3 \Rightarrow
       Done <= '1';
       Nextstate <= 0;</pre>
  end case;
end process;
```


```
process(CLK)
begin
   if rising_edge(CLK) then
      State <= Nextstate;
   end if;
   end process;
end SMbehave;</pre>
```

418_05


Sequential Machine

- Mealy
 - $\mathbb{Z} = f(X, Q)$

- * Moore
 - \blacksquare Z = f(Q)



FPGA Synthesis



Microprogramming


- Hardwired Control
 - Implemented using gates and flip-flops
 - Faster, less flexible, limited complexity
- Microprogram Control
 - Control Store
 - Memory storing control signals and next state info
 - Controller sequences through memory
 - Slower, more flexible, greater complexity

418_05

Microprogram Controllers

FIGURE 5-29:


Typical Hardware Arrangement for Microprogramming



Implementing SM Charts

- Transformations for Microprogramming
 - Eliminate conditional outputs
 - Transform to a Moore machine
 - Test only one input in each state
 - Eliminate redundant states
 - Same output and same next states


418_05



Modified Multiplier Control

FIGURE 5-31:

Modified Multiplier SM Chart After State Minimization is Applied to Figure 5-30





418_05

Two-Address Microcode

FIGURE 5-29:

Typical Hardware Arrangement for Microprogramming





418_05


Two-Address Microprogram

TABLE 5-3: Two	State	ABC	TEST	NSF	NST	Load	Ad	Sh	Done
Address	S_0	000	00	000	001	0	0	0	0
Microprogram for	S_{01}	001	11	010	010	1	0	0	0
Multiplier. Both	S_1	010	01	100	011	0	0	0	0
NST and NSF	S ₁₁	011	11	100	100	0	1	0	0
Specified	S_2	100	10	010	101	0	0	1	0
(Corresponds to	S_3^-	101	11	000	000	0	0	0	1
Figure 5-29)	_								

Single-Address Microcode

FIGURE 5-33:

Microprogrammed System with Single Address Microcode



Single-Address Microprogram

State	ABC	TEST	NST	Load	Ad	Sh	Done
S_0	000	00	000	0	0	0	0
S_{01}	001	11	010	1	0	0	0
S_1	010	01	101	0	0	0	0
S_2	011	10	010	0	0	1	0
S_3^-	100	11	000	0	0	0	1
S_{11}	101	11	011	0	1	0	0

418_05

Summary

- SM Charts
 - Equivalent State Graph
- Microprogramming
 - Two-Address Microcode
 - Single-Address Microcode

418 05

Putting It All Together

- Add-and-Shift Multiplier
- Multiplier Control
 - Counter
 - SM Chart
- Two-Address Microcode
 - Microprogram ROM
- ModelSim Simulation
- FPGA Implementation
 - ChipScope Pro

Add-and-Shift Multiplier

FIGURE 4-25: Block Diagram for Binary Multiplier




FIGURE 4-28: Multiplier Control with Counter





FIGURE 5-31:

Modified Multiplier SM Chart After State Minimization is Applied to Figure 5-30

St'/10 St/Load S_1 K'M'/Sh K'/Sh K'/Sh K'/Sh K'/Sh K'/Sh K'/Sh K'/Sh


(c) Final state graph for add-shift control




Two-Address Microcode

FIGURE 5-29:

Typical Hardware Arrangement for Microprogramming





Two-Address Microprogram

TABLE 5-3: Two
Address
Microprogram for
Multiplier. Both
NST and NSF
Specified
(Corresponds to
Figure 5-29)

State	ABC	TEST	NSF	NST	Load	Ad	Sh	Done
S_0	000	00	000	001	0	0	0	0
S_{01}	001	11	010	010	1	0	0	0
S_1	010	01	100	011	0	0	0	0
S_{11}	011	11	100	100	0	1	0	0
S_2	100	10	010	101	0	0	1	0
S_3	101	11	000	000	0	0	0	1

Look-Up Tables (ROM)

```
architecture Table of Parity Gen is
  type OutTable is array(0 to 15) of std logic;
  signal ParityBit: std logic;
  constant OT: OutTable :=
    ('1','0','0','1','0','1','1','0',
     '0','1','1','0','1','0','0','1');
begin
  ParityBit <= OT(conv integer(X));</pre>
  Y <= X & ParityBit;
end Table;
```

418_02

Multiplexers

```
entity MUX4tol is
 port(I: in std_logic_vector(3 downto 0);
       S: in std logic vector(1 downto 0);
       F: out std_logic);
end MUX4to1;
architecture Dataflow of MUX4tol is
begin
  with S select
    F \le I(0) when "00",
         I(1) when "01",
         I(2) when "10",
         I(3) when "11";
end Dataflow;
```

Multiplier VHDL Model

```
library IEEE;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity mult4X4 micro is
 port(Clk, St: in std logic;
      Mplier, Mcand: in std logic vector(3 downto 0);
      Product: out std logic vector(7 downto 0);
      Done: out std logic);
end mult4X4 micro;
```


```
architecture microprogram of mult4X4 micro is
type ROM is array(0 to 5) of
            std logic vector(11 downto 0);
constant control store: ROM :=
  (X"010", X"D28", X"630", X"E44", X"952", X"C01");
signal ACC: std logic vector(8 downto 0);
alias M: std logic is ACC(0);
signal Load, Ad, Sh, K: std logic;
signal counter: std logic vector(1 downto 0) := "00";
```

```
signal TMUX: std logic;
signal uAR: std logic vector(2 downto 0) := "000";
signal uIR: std logic vector(11 downto 0) := X"000";
alias TEST: std logic vector(1 downto 0) is
            uIR(11 downto 10);
alias NSF: std logic vector(2 downto 0) is
           uIR(9 downto 7);
alias NST: std logic vector(2 downto 0) is
           uIR(6 downto 4);
```


```
begin
  Load \leq uIR(3);
  Ad \leq uIR(2);
  Sh \le uIR(1);
  Done \leq uIR(0);
  Product <= ACC(7 downto 0);</pre>
  K <= '1' when counter = "11" else '0';</pre>
  with TEST select
    TMUX <= St when "00",
               when "01",
             M
             K when "10",
             '1' when others;
```

```
controller: process(Clk)
begin
  if falling edge(Clk) then
    uIR <= control store(to integer(uAR));</pre>
  end if;
  if rising edge(Clk) then
    if TMUX = '0' then
      uAR <= NSF;
    else
      uAR <= NST;
    end if;
    if Sh = '1' then
      counter <= counter + 1;</pre>
    end if;
  end if; end process;
```

```
datapath: process(Clk)
begin
  if rising edge(Clk) then
    if Load = '1' then
      ACC(8 downto 4) <= "00000";
      ACC(3 downto 0) <= Mplier;
    end if;
    if Ad = '1' then
      ACC(8 \text{ downto } 4) \le '0' \& ACC(7 \text{ downto } 4)
                             + Mcand;
    end if;
    if Sh = '1' then
      ACC <= '0' & ACC(8 downto 1);
    end if;
  end if; end process; end microprogram;
```



FPGA ChipScope Pro



Summary

- Add-and-Shift Multiplier
- Multiplier Control
 - Counter
 - SM Chart
- Two-Address Microcode
 - Microprogram ROM
- ModelSim Simulation
- FPGA Implementation
 - ChipScope Pro