Processor Design

ELEC 418 Advanced Digital Systems Dr. Ron Hayne

Images Courtesy of Thomson Engineering



68HC11 Programming Model

◆ Motorola 68HC11 Microcomputer


7	A	0 7	В	0	8-bit Accumulators A & B
15		D		0	16-bit Double Accumulator D
15		X		0	Index Register X
15		Y		0	Index Register Y
15		SP		0	Stack Pointer
15		PC		0	Program Counter
		$\begin{bmatrix} S & X \end{bmatrix}$	H I N Z	VC	Condition Code Register

418_09


68HC11 Instruction Set Table

				Machin	e Code		
Source Form	Operation	Boolean Expression	Addr. Mode	Op Code	Op-er and	3vtes	Cycles
ABX	Add B to X	$X + 00:B \rightarrow X$	INH	3A		1	3
•	•	•	•	•	•	•	•
ADDA (opr)	Add Memory to A	$A + M \rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	8B 9B BB AB 18 AB	ii dd hh ll ff ff	2 2 3 2 3	2 3 4 4 5
•	•	•	•	•	•	•	•
CLC	Clear Carry Bit	$0 \to C$	INH	0C		1	2
•	•	•	•	•	•	•	•
LDX (opr)	Load Index Register X	$M:(M+1)\to X$	X IMM X DIR	CE DE	jj kk dd	3 2	3 4

PIC18F – MPU and Memory



PIC18F4X2ArchitectureBlock Diagram




Many of the general purpose I/O pins are multiplexed with one or more peripheral module functions. The multiplexing combinations are device dependent.

MIPS ISA

- Instruction Set Architecture
 - 32 General-Purpose Registers (32-bits)
 - 3 Instruction Formats
 - R-format (register)
 - I-format (immediate)
 - J-format (jump)
 - 1 Addressing Mode
 - Base register and signed offset

Next PC



Data Path Design

MIPS Subset

Arithmetic	add subtract add immediate
Logical	and or and immediate or immediate shift left logical shift right logical
Data Transfer	load word store word
Conditional branch	branch on equal branch on not equal set on less than
Unconditional branch	jump jump register


Sequence of Operations


- Fetch an Instruction
- Decode the Instruction
- Execute the Instruction

Instructional Processor Design


- * 3 Bus Organization
 - 16 bit Data Path
- ◆ 4 Word Register File
- 4K Word Memory
- 8 Function ALU
 - 2 Condition Code Flags
- 5 Data Instructions
 - 4 Addressing Modes
- 4 Branch Instructions


Data Path & Memory





ALU Multiplexers





Data Path Registers & Memory

- Program Counter (PC)
 - 12-bit Program Address
- Subroutine Stack (STACK)
 - 16 x 12-bit Addresses
- * Instruction Register (IR)
 - 16-bit Instructions
- * Register File (REGS)
 - 4 x 16-bit Registers
- Arithmetic Logic Unit (ALU)
 - 8 Functions (ALU OP)
- * Flag Register (STATUS)
 - Negative Flag (N)
 - Zero Flag (Z)

- Memory Data Register
 (MDR)
 - 16-bits to/from Memory
- Memory Address Reg (MAR)
 - 12-bit Memory Address
- Memory (MEM)
 - 4K x 16-bit Memory

Memory Map

- * 4K (4096) RAM
 - 8 Memory-mapped I/O Ports
 - 0x000 Switch (Input)
 - 0x001 LED (Output)
 - 120 Data Memory Locations
 - \bullet 0x008 0x07F
 - 3968 Program Memory Locations
 - \bullet 0x080 0xFFF

Addressing Modes

- Method of specifying of an operand
 - Immediate (Literal) addressing
 - The operand is a number that follows the opcode
 - Direct (Absolute) addressing
 - The address of the operand is a part of the instruction
 - Indirect addressing
 - An address is specified in a register (pointer) and the MPU looks up the address in that register

418_09

Data Instruction Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	OP)		SI	RC			DS	ST			VA	L	JE	,	IR

	Mode	REG#	Name	Syntax	Effective Address
	00	00-11	Register Direct	Rn	EA = Rn
SRC	01	00-11	Register Indirect	(Rn)	EA = [Rn]
or DST	10	VV	Absolute	Value	EA = Value
	11*	VV	Immediate	#Value	Operand = Value

EA = Effective Address vv = Upper 2 bits of Value * = SRC only

15

Data Instructions

OP	Fn	Assem	bly Language	Register Transfer Notation (RTN)
000	MOVE	MOVE	SRC, DST	$DST \leftarrow SRC$
001	ADD	ADD	SRC, DST	$DST \leftarrow SRC + DST$
010	INV	INV	SRC, DST	$DST \leftarrow not SRC$
011	AND	AND	SRC, DST	$DST \leftarrow SRC$ and DST
100	ROTL	ROTL	SRC, DST	$DST \leftarrow SRC(14 \text{ dt } 0) \& SRC(15)$
•••				

418_09

Branch Instruction Format

OP MD OFFSET IR

OP	MD	Fn	Assy Lang		RTN
	00	BRA	BRA	Offset	$PC \leftarrow PC + Offset$
111	01	BGTZ	BGTZ	Offset	$PC \leftarrow PC + Offset (STATUS > 0)$
	10	BSR	BSR	Offset	$STACK \leftarrow PC; PC \leftarrow PC + Offset$
	11	RTN	RTN		$PC \leftarrow STACK$

Assembly Language Program

MOVE N,R1

MOVE #NUM1,R2

MOVE #0,R0

LOOP ADD (R2), R0

ADD #1,R2

ADD #-1, R1

BGTZ LOOP


MOVE R0, SUM

STOP BRA STOP

	•
	•
SUM	
N	n
NUM1	
NUM2	
	•
	•
	•
NUMn	

418_09

Control Unit Organization



418_09

Control Signals

- BUS_A
- * BUS_B
- REGS Read1
- REGS_Read2
- Extend
- Address
- ALU_Op
- MEM_Read
- MEM_Write

- * Inc_PC
- Load PC
- Push_PC
- Pop_PC
- Load_IR
- REGS Write
- Load_STATUS

20

- Load MDR
- Load MAR
- Clear

Instruction Fetch

Step	RTN	Control Signals
T0	$MAR \leftarrow PC, PC \leftarrow PC + 1$	BUS_B <= PC
		ALU_OP <= Pass_B
		Load_MAR <= '1'
		Inc_PC <= '1'
T1	$MDR \leftarrow MEM(MAR)$	MEM_Read <= '1'
		Load_MDR <= '1'
T2	$IR \leftarrow MDR$	BUS_B <= MDR
		ALU_OP <= Pass_B
		Load_IR <= '1'

- Instruction Execute
 - MOVE Rs, Rd
 - Register Direct (M0), Register Direct (M0)

Step	RTN	Control Signals
T3	$R(D) \leftarrow R(S)$	REGS_Read1 <= '1'
		ALU_OP <= Pass_A
		Load_STATUS <= '1'
		REGS_Write <= '1'
		Clear <= '1'

- Instruction Execute
 - MOVE Value, Rd
 - Immediate (M3), Register Direct (M0)

Step	RTN	Control Signals
T3	$R(D) \leftarrow Value$	BUS_A <= IR
		Extend <= '1'
		ALU_OP <= Pass_A
		Load_STATUS <= '1'
		REGS_Write <= '1'
		Clear <= \1'

- Instruction Execute
 - BRA Offset
 - Branch Always
 - OP (111), Mode (M0)

Step	RTN	Control Signals
T3	$PC \leftarrow PC + Offset$	BUS_A <= IR
		BUS_B <= PC
		Extend <= '1'
		ALU_OP <= ADD
		Load_PC <= '1'
		Clear <= '1'


VHDL Model (Phase 1)

- Data Path
 - Components
- Control Unit
 - Instruction Fetch
 - Instruction Execute


- First Test
 Program
 - program1.asm
 - program1.bin

MOVE #3,R1
MOVE R1,R2
STOP BRA STOP

VHDL Model (Phase 1)



- processor1.vhd
- processor1_component
 s.vhd



VHDL Testbench

```
constant CLK_period : time := 20 ns;

stim_proc : process

begin

RESET <= '1';


wait for CLK_period*1.25;

RESET <= '0';

wait for CLK_period*15;

end process;</pre>
```

VHDL Simulation (Phase 1)



- MOVE Rs, Addr
 - Register Direct (M0), Absolute (M2)

Step	RTN	Control Signals
T3	$MDR \leftarrow R(S)$	REGS_Read1 <= '1'
		ALU_OP <= Pass_A
		Load_STATUS <= '1'
		Load_MDR <= '1'
T4	MAR ← Value	BUS_B <= IR;
		Address <= '1'
		ALU_OP <= Pass_B
		Load_MAR <= '1'
T5	$MEM(MAR) \leftarrow MDR$	MEM_Write <= '1'
		Clear <= '1'

- MOVE Addr, Rd
 - Absolute (M2), Register Direct (M0)

Step	RTN	Control Signals
T3	MAR ← Value	BUS_B <= IR
		Address <= '1'
		ALU_OP <= Pass_B
		Load_MAR <= '1'
T4	$MDR \leftarrow MEM(MAR)$	MEM_Read <= '1'
		Load_MDR <= '1'
T5	$R(D) \leftarrow MDR$	BUS_B <= MDR
		ALU_OP <= Pass_B
		Load_STATUS <= '1'
		REGS_Write <= '1'
		Clear <= '1'

- ADD (Rs),Rd
 - Register Indirect (M1), Register Direct (M0)

Step	RTN	Control Signals
T3	$MAR \leftarrow R(S)$	REGS_Read1 <= '1'
		ALU_OP <= Pass_A
		Load_MAR <= '1'
T4	$MDR \leftarrow MEM(MAR)$	MEM_Read <= '1'
		Load_MDR <= '1'
T5	$R(D) \leftarrow MDR + R(D)$	BUS_A <= MDR
		REGS_Read2 <= '1'
		ALU_OP <= OP
		Load_STATUS <= '1'
		REGS_Write <= '1'
		Clear <= '1'

- ADD #Value, Rd
 - Immediate (M3), Register Direct (M0)

RTN	Control Signals
$R(D) \leftarrow Value + R(D)$	BUS_A <= IR
	Extend <= '1'
	REGS_Read2 <= '1'
	ALU_OP <= OP
	Load_STATUS <= '1'
	REGS_Write <= '1'
	Clear <= '1'

- BGTZ Offset
 - Branch if greater than zero
 - OP (111), Mode (M1)

Step	RTN	Control Signals
T3	if $N = 0$ and $Z = 0$ then	BUS_A <= IR
	$PC \leftarrow PC + Offset$	BUS_B <= PC
		Extend <= '1'
		ALU_OP <= ADD
		Load_PC <= '1'
		Clear <= '1'

Assembly Language Program

- program.asm
- program.bin

```
MOVE N,R1

MOVE #NUM1,R2

MOVE #0,R0

LOOP ADD (R2),R0


ADD #1,R2

ADD #-1,R1

BGTZ LOOP


MOVE R0,SUM

STOP BRA STOP
```




VHDL Control Unit (Phase 2)

processor2.vhd



418_09

VHDL Simulation (Phase 2)



Microcontroller (Phase 3)

- * 4K (4096) RAM
 - 8 Memory-mapped I/O Ports

• 0x000	SWITCH	(Input)	8-bit
• 0x001	LED	(Output)	8-bit
• 0x002	ANODE	(Output)	4-bit
• 0x003	CATHODE	(Output)	8-bit

- 120 Data Memory Locations
 - \bullet 0x008 0x07F

MEM4K

```
entity MEM4K is
  port(CLK: in std logic;
       MEM Read: in std logic;
       MEM Write: in std logic;
       Addr: in std logic vector(11 downto 0);
       Data In: in std logic vector(15 downto 0);
       Data Out: out std logic vector(15 downto 0);
       SWITCH: in std logic vector(7 downto 0);
       LED: out std logic vector(7 downto 0);
       ANODE: out std logic vector(3 downto 0);
       CATHODE: out std logic vector(7 downto 0));
end MEM4K;
```

Data Instruction Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	OF)		SI	RC			DS	ST			VA	LU	JE		IR

	Mode	REG#	Name	Syntax	Effective Address
a= a	00	00-11	Register Direct	Rn	EA = Rn
SRC	01	00-11	Register Indirect	(Rn)	EA = [Rn]
or DST	10	VV	Absolute	Value	EA = Value
	11*	VV	Immediate	#Value	Operand = Value

EA = Effective Address vv = Upper 2 bits of Value * = SRC only

39

Data Instructions

OP	Fn	Assem	bly Language	Register Transfer Notation (RTN)
000	MOVE	MOVE	SRC, DST	$DST \leftarrow SRC$
001	ADD	ADD	SRC, DST	$DST \leftarrow SRC + DST$
010	INV	INV	SRC, DST	$DST \leftarrow not SRC$
011	AND	AND	SRC, DST	$DST \leftarrow SRC$ and DST
100	ROTL	ROTL	SRC, DST	$DST \leftarrow SRC(14 \text{ dt } 0) \& SRC(15)$
•••				

418_09


Branch Instruction Format

OP MD OFFSET IR

OP	MD	Fn	Assy Lang		RTN
	00	BRA	BRA	Offset	$PC \leftarrow PC + Offset$
111	01	BGTZ	BGTZ	Offset	$PC \leftarrow PC + Offset (STATUS > 0)$
	10	BSR	BSR	Offset	$STACK \leftarrow PC; PC \leftarrow PC + Offset$
	11	RTN	RTN		$PC \leftarrow STACK$

418_09

FPGA Implementation



Summary

- * Example Microprocessors
 - Instruction Set Architecture
- Instructional Processor Design
 - Data Path
 - Memory
 - Instruction Processing
- VHDL Model
 - ISim Simulation
 - FPGA Implementation