


MicroMIPS Single-Cycle Data Path



Instruction fetch

Reg access / decode

ALU operation

Data access

Fig. 13.3 Key elements of the single-cycle MicroMIPS data path.

Control Signals

Table 13.2 Control signals for the single-cycle MicroMIPS implementation.

Control signal		0	1	2	3
Reg file	RegWrite	Don't write	Write		
	RegDst ₁ , RegDst ₀	rt	rd	\$31	
	RegInSrc ₁ , RegInSrc ₀	Data out	ALU out	IncrPC	
ALU	ALUSrc	(rt)	imm		
	Add'Sub	Add	Subtract		
	LogicFn ₁ , LogicFn ₀	AND	OR	XOR	NOR
	FnClass ₁ , FnClass ₀	lui	Set less	Arithmetic	Logic
Data cache	DataRead	Don't read	Read		
	DataWrite	Don't write	Write		
Next addr	BrType ₁ , BrType ₀	No branch	beq	bne	bltz
	PCSrc ₁ , PCSrc ₀	IncrPC	jta	(rs)	SysCallAddr

MIPS Instruction Formats




Figure 5.4 MicroMIPS instructions come in only three formats: register (R), immediate (I), and jump (J).

The MicroMIPS Instruction Set

Copy

Arithmetic

Logic

Memory access

Control transfer

Table 13.1

Instruction	Usage
Load upper immediate	lui rt, imm
Add	add rd, rs, rt
Subtract	sub rd, rs, rt
Set less than	slt rd, rs, rt
Add immediate	addi rt, rs, imm
Set less than immediate	slti rt, rs, imm
AND	and rd, rs, rt
OR	or rd, rs, rt
XOR	xor rd, rs, rt
NOR	nor rd, rs, rt
AND immediate	andi rt, rs, imm
OR immediate	ori rt, rs, imm
XOR immediate	xori rt, rs, imm
Load word	lw rt, imm(rs)
Store word	sw rt, imm(rs)
Jump	j L
Jump register	jr rs
Branch less than 0	bltz rs, L
Branch equal	beq rs, rt, L
Branch not equal	bne rs, rt, L
Jump and link	jal L
System call	syscall

op fn

15

32

34

42

8

10

0

36

0

37

0

38

0

39

12

13

14

35

43

2

0

8

1

4

5

3

0

12