

# VHDL

ELEC 311

Digital Logic and Circuits

Dr. Ron Hayne

*Images Courtesy of Cengage Learning*




# VHDL Tools


- ◆ Hardware Description Language Tools
  - Text Editor
    - Design Entry
  - Compiler
    - Syntax
  - Simulator
    - Test Bench
    - Functional Verification
  - Synthesis tool
    - Libraries
    - Target Technology

# VHDL Model

- ◆ Entity
  - Component interface
    - Inputs
    - Outputs
- ◆ Architecture
  - Structural
  - Dataflow
  - Behavioral



# Propagation Delays



-- when A changes, these concurrent  
-- statements all execute at the same time

D <= A and B after 2 ns;  
E <= not A after 1 ns;  
F <= A or C after 3 ns;

# Bit\_Vectors



-- the hard way


```
C(3) <= A(3) and B(3);
```

```
C(2) <= A(2) and B(2);
```

```
C(1) <= A(1) and B(1);
```


```
C(0) <= A(0) and B(0);
```

# Multiplexers




-- conditional signal assignment statement  
`F <= I0 when A = '0' else I1;`

# Design Hierarchy



# 4-bit Adder Example





# VHDL Types

## ◆ Predefined Types

bit	character	severity_level
bit_vector	integer	string
boolean	real	time

## ◆ IEEE Standard Logic

```
type STD_ULOGIC is ( 'U', -- Uninitialized
                    'X', -- Forcing Unknown
                    '0', -- Forcing 0
                    '1', -- Forcing 1
                    'Z', -- High Impedance
                    'W', -- Weak Unknown
                    'L', -- Weak 0
                    'H', -- Weak 1
                    '-' -- Don't care
                    );
subtype STD_LOGIC is resolved STD_ULOGIC;
```

# VHDL Operators

<i>integer Operators</i>		<i>boolean Operators</i>	
+	addition	and	AND
-	subtraction	or	OR
*	multiplication	nand	NAND
/	division	nor	NOR
mod	modulo division	xor	Exclusive OR
rem	modulo remainder	xnor	Exclusive NOR
abs	absolute value	not	complementation
**	exponentiation	&	concatenation

# VHDL Libraries and Packages

- ◆ library IEEE;
- ◆ use IEEE.numeric\_bit.all;
- ◆ library IEEE;
- ◆ use IEEE.std\_logic\_1164.all;
- ◆ use IEEE.numeric\_std.all;
- ◆ use work.project3\_gates.all;


# Project 3 VHDL

- ◆ Structural Description
  - Entity
  - Structural Architecture
- ◆ Package
  - Component declarations
  - Dataflow descriptions

# Project 3 Xilinx

- ◆ New Project
  - Top-Level Source Type → HDL
- ◆ Project → New Source
  - VHDL Module
- ◆ Project → Add Copy of Source
  - project3\_gates.vhd

# New Source



**New Source Wizard**


**Define Module**  
Specify ports for module.

Entity name: Demo2

Architecture name: Structure

Port Name	Direction	Bus	MSB	LSB
A	in	<input checked="" type="checkbox"/>	1	0
B	in	<input type="checkbox"/>		
Z	out	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		

[More Info](#) [< Back](#) [Next >](#) [Cancel](#)



# Summary

- ◆ Entity
- ◆ Architecture
  - Structural
  - Dataflow
  - Behavioral
- ◆ Types
- ◆ Operators
- ◆ Libraries and Packages