last time

buses and direct memory access devices can access memory directly to free CPU time

out-of-order execution idea — do work as available

register renaming + extra physical registers
unique physical register rename for each version
each physical register only written once
opportunity to convert complex instr. to multiple simpler ones

instruction queue + issuing
 track which physical registers have values ready
 run instructions from queue if their inputs are ready
 set of "execution units" that can accept instructions

anonymous feedback (1)

"It is kind of late for this semester, but in the future it would be nice to know if an online submission has an autograder set up or if the submission will be graded manually at a later date (or if there will be an autograder, but it is not live at the current moment)..."

I want to be clearer re: automatic testing next semester, but... also am concerned about students not doing testing on their local machines

(which seems important for actually debugging anything...)

anonymous feedback (2)

"I am a little worried about the out-of-order HW in relation to the quiz we will have next week. On weeks where the quiz due on Tuesday and the HW due on Wednesday are on the same topic, I really find that the quiz helps me gauge my understanding of the HW material..."

most of what's covered on the OOO homework is from last week... considered making HW due later, but I don't think it would be good to be less forthcoming in final review/have homework due during finals period

quiz Q1


quiz Q4D

```
say \%r11 initially in \%x11 renaming might look like (depending on free regs):
```

```
mov (%rax), %r9
add %r9, %r10
mov (%rbx), %r9 | mov (%x??), %x20
add %r9, %r11 | add %x20, %x11 -> %x21
mov (%rcx), %r9 | ...
add %r9, %r12 | ...
xor %r10, %r11 | add %x??, %x21 -> %x24
```

quiz Q5B

```
add
     %x10, %x19 -> %x20
sub %x20, %x21 -> %x22
xor %x18, %x22 -> %x24
imul %x18, %x18 -> %x25
to run xor, need to run sub to get %x22
to run sub. need to run add to get %x20
therefore, xor must be computed after sub
```




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute $A \times (B \times (C \times D))$?


 3×3 cycles + any time to forward values no parallelism!

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue

	mstruction queue
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 $ ightarrow$ %x06
3	imul %x03, %x07 → %x08
4	cmp $%x03$, $%x08 \rightarrow %x09$.cc
5	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

. ...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	***

instruction queue

	mstruction queue
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 $ ightarrow$ %x06
3	imul %x03, %x07 → %x08
4	cmp $%x03$, $%x08 \rightarrow %x09$.cc
5	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

. ...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	***

insti	ruction	allelle
111361	uction	queuc

	mstruction queue
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 $ ightarrow$ %x08
4	cmp $%$ x03, $%$ x08 \rightarrow $%$ x09.cc
5	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 $ ightarrow$ %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 \rightarrow %x14.cc
10	jle %x14.cc,

execution unit cycle# 1

ALU 1 (add, cmp, jxx)
ALU 2 (add, cmp, jxx)
ALU 3 (mul) start

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	

instr	uction	queue
111361	uction	queuc

	mstruction queue
#	instruction
⋉	add %x01, %x02 → %x03
2><	1mul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp $%$ x03, $%$ x08 \rightarrow $%$ x09.cc
5	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 \rightarrow %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 \rightarrow %x14.cc
10	jle %x14.cc,

execution unit cycle# 1 2

ALU 1 (add, cmp, jxx) 1 (ALU 2 (add, cmp, jxx) - ALU 3 (mul) start 2

ALU 3 (mul) start 2 3 ALU 3 (mul) end 2

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	""

ınstrı	uction	queue

	mstruction queue
#	instruction
\sim	add %x01, %x02 → %x03
2><	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

 execution unit
 cycle# 1
 2
 3

 ALU 1 (add, cmp, jxx)
 1
 6

 ALU 2 (add, cmp, jxx)

 ALU 3 (mul) start
 2
 3
 7

 ALU 3 (mul) end
 2
 3

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%×07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
•••	***

	instruction queue
#	instruction
> <	add %x01, %x02 → %x03
2<	1mul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5	jle %x09.cc,
6 ≪	add %x01, %x03 → %x11
7><	<pre>imul %x04, %x06 → %x12</pre>
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 \rightarrow %x14.cc
10	ile %x14.cc

_	
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
•••	"

status

reg

ALU 1 (add, cmp, jxx) 1 6 - 4
ALU 2 (add, cmp, jxx) - - - ALU 3 (mul) start 2 3 7 8
ALU 3 (mul) end 2 3 7

execution unit cycle# 1

3

	instruction queue
#	instruction
\bowtie	add %x01, %x02 → %x03
2><	<u>imul %x04, %x05 → %x06</u>
3≪	imul %x03, %x07 → %x08
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5><	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7≪	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp $%x11$, $%x13 \rightarrow %x14$.cc
10	jle %x14.cc,

0	Status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
•••	

status

reg

ALU 3 (mul) start 2 3 7 8 - ALU 3 (mul) end 2 3 7 8

12

	instruction queue
#	instruction
\sim	add %x01, %x02 → %x03
2><	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5><	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7><	imul %x04, %x06 → %x12
8<	imul %x03, %x08 → %x13
9	cmp $%x11$, $%x13 \rightarrow %x14$.cc
10	jle %x14.cc,

%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
•••	***

status

reg

execution unit cycle# 1 2 3 4 5
ALU 1 (add, cmp, jxx) 1 6 - 4 5
ALU 2 (add, cmp, jxx) - - - -

ALU 3 (mul) start 2 3 7 8 ALU 3 (mul) end 2 3 7 8

12

	instruction queue
#	instruction
1><	add %x01, %x02 → %x03
2><	1mul %x04, %x05 → %x06
3≪	imul %x03, %x97 → %x08
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5×	jle %x09.cc,
6≪	add $%x01$, $%x03 \rightarrow %x11$
7><	imul %x04, %x06 → %x12
8<	imul %x03, %x98 → %x13
9≪	$cmp \%x11, \%x13 \rightarrow \%x14.cc$
10	jle %x14.cc,
	execution unit cycle# 1 2 3

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

	%x01	ready
	%x02	ready
	%x03	pending ready
	%x04	ready
	%x05	ready
	%x06	pending ready
	%x07	ready
	%x08	pending ready
	%x09	pending ready
	%x10	pending
	%x11	pending ready
	%x12	pending ready
	%x13	pending ready
	%x14	pending ready
) .	"
•	9	

status

reg

	instruction queue		
#	instruction		
1×	add %x01, %x02 → %x03		
2><	1mul %x04, %x05 → %x06		
3≪	imul %x03, %x07 → %x08		
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$		
5><	jle %x09.cc,		
6 ≪	add $%x01$, $%x03 \rightarrow %x11$		
7×	imul $%x04$, $%x06 \rightarrow %x12$		
8×<	imul %x03, %x08 → %x13		
9≪	cmp $%x11$, $%x13 \rightarrow %x14.cc$		
128<	ile %x14.cc,		
	execution unit cvcle# 1	2	3

reg status %x01 readv %x02 readv %x03 pending ready %x04 ready %x05 readv %x06 pending ready %x07 ready %x08 pending ready %x09 pending ready %x10 pending %x11 pending ready %x12 pending ready %x13 pending ready %x14 pending ready 10

ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

ALU 1 (add, cmp, jxx)

000 limitations

can't always find instructions to run plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined $\ensuremath{\mathsf{CPU}}\xspace)$

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

some performance examples


```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec


```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

data flow model and limits (1)



data flow model and limits (1)





with pipelined, 5-cycle latency multiplier; how long does each take to compute?


$$((a \times b) \times c) \times d$$


$$(a \times b) \times (c \times d)$$


imulq %rbx, %rax
imulq %rcx, %rdx
imulq %rdx, %rax











reorder buffer: on rename

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19
%x23
•••
•••

reorder buffer: on rename

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.	
reg	reg	
%rax	%x12	
%rcx	%x17	
%rbx	%x13	
%rdx	%x07	
•••	•••	

free list

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
31	0x129f	%rax / %x12		

reorder buffer contains instructions started, but not fully finished new entries created on rename


reorder buffer: on rename

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19 %x23 reorder buffer (ROB)



place newly started instruction at end of buffer remember at least its destination register

reorder buffer: on rename

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

reorder buffer (ROB)

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	•••

free list

%x19 %x23 ...

remove	instr num.	РС	dest. reg	done?	mispred? except?
here →	14	0x1233	%rbx / %x23		
on commit	15	0x1239	%rax / %x30		
	16	0x1242	%rcx / %x31		
	17	0x1244	%rcx / %x32		
	18	0x1248	%rdx / %x34		
	19	0x1249	%rax / %x38		
	20	0x1254	PC		
	21	0x1260	%rcx / %x17		
					
add here	31	0x129f	%rax / %x12		
· · · · · · · · · · · ·	32	0x1230	%rdx / %x19		
on rename					

next renamed instruction goes in next slot, etc.


reorder buffer: on rename

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.				
reg	reg				
%rax	%x12				
%rcx	%x17				
%rbx	%x13				
%rdx	%x07 %x19				
•••					

free list

%x19
%x23
•••
••



 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19	
%x13	
•••	
•••	

reorder buffer (ROB)

remove here → on commit

instr num.	PC	dest.	reg	done?	mispred? except?
14	0x1233	%rbx	/ %x24		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
		•••			
31	0x129f	%rax	/ %x12		

 $\begin{array}{c} {\sf arch} \to {\sf phys.} \ \, {\sf reg} \\ {\sf for} \ \, {\sf new} \ \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	•••

free list

%x19 %x13 ...

instructions marked done in reorder buffer when computed but not removed ('committed') yet

reorder buffer (ROB)

remove here → on commit

	instr num.	PC	dest. reg	done?	mispred? except?
-	14	0x1233	%rbx / %x24		
	15	0x1239	%rax / %x30		
	16	0x1242	%rcx / %x31	✓	
	17	0x1244	%rcx / %x32		
	18	0x1248	%rdx / %x34	✓	
	19	0x1249	%rax / %x38	✓	
	20	0x1254	PC		
	21	0x1260	%rcx / %x17		

0x129f %rax / %x12

31

 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

	phys.			remove	instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg			here 🛶	- 14	0x1233	%rbx	/ %x24		
%rax_	%x12	_ arch -	ightarrow phys reg	on commit	15	0x1239	%rax	/ %x30		
%rcx	%×17	_ for c	committed	on commit	16	0x1242	%rcx	/ %x31	√	
%rbx	%x13				17	0×1244	%rcx	/ %x32		
%rdx	%x07 %x19	arcn.	phys.		18	0x1248	%rdx	/ %x34	/	
•••	•••	reg	reg		19			/ %x38	· /	
		%rax	%x30		20	0x1254		,	 	
ree lis	+	%rcx	%x28		21	0x1260		/ %×17		
	7	%rbx	%x23					,		
%x19		%rdx	%x21		31	0x129f	%rax	/ %x12		✓
%x13					31	OXIZI	701 47	7 707.12		•
		•		hitectural to phy	sical	registe	r ma	ар		
	for c	ommitte	ed instructio	ns						

arch \rightarrow phys. reg for new instrs

	phys.			remove	instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg			here 🗕	► 14	0x1233	%rbx	/ %x24	√	
%rax	%x12	arch -	ightarrow phys reg	on commit	15	0x1239	%rax	/ %x30		
%rcx	%x17	for c	ommitted		16	0x1242	%rcx	/ %x31	√	
%rbx_	%x13	orch	nhyc		17	0×1244	%rcx	/ %x32		
%rdx	%x07 %x1		phys.		18	0x1248	%rdx	/ %x34	√	
•••	•••	reg	reg		19	0x1249	%rax	/ %x38	√	
		%rax	%x30		20	0x1254	PC			
ree lis	t	%rcx	%x28		21	0×1260	%rcx	/ %x17		
	1	%rbx	%x23 %x24							
%x19	-	%rdx	%x21		31	0x129f	%rax	/ %x12		√
%x13		•••	•••		32	0x1230	%rdx	/ %x19		
 %x23	whe	n next-to	-commit in	struction is don	e					
	upda	ate this r	egister mar	and free regist	er list					
			• .	reorder buffer						19

arch \rightarrow phys. reg for new instrs

	phys.	•				instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg				1	14	0x1233	%rbx	/ %x24	/	·
%rax	%x12		arch -	ightarrow phys reg	remove here		0x1239	%rax	/ %x30	•	
%rcx	%x17		s when committed		16	0×1242	%rcx	/ %x31	/		
%rbx	%x13		arch. phys.			0×1244	%rcx	/ %x32			
%rdx	%×07 9	%x19	arcn.	priys.		18	0×1248	%rdx	/ %x34	/	
•••	•••		reg	reg					/ %x38	√	
			%rax	%x30		20	0×1254	PC	,		
free list			%rcx	%x28		0×1260	%rcx	/ %x17			
	7		%rbx	%x23 %x24					,		
%x19	-		%rdx	%x21		31	0x129f	%rax	/ %x12		√
%x13	<u> </u>		•••	•••		32	0x1230	%rdx	/ %x19		
when next-to-cor		-commit ir	struction is done								
70XZ3	update this register map and free register			list							
	and remove instr. from reorder buffer									19	

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

free list

%x19	
%x13	
•••	
•••	

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.		
reg	reg		
%rax	%x30 %x38		
%rcx	%x31 %x32		
%rbx	%x23 %x24		
%rdx	%x21 %x34		
	•••		

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	V	
15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	<i>y</i>	
17	0×1244	%rex / %x32	<i>y</i>	
18	0×1248	%rdx / %x34	·	
19	0×1249	%rax / %x38	· ·	
20	0x1254	PC	√	√
21	0x1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	√	
32	0x1230	%rdx / %x19		

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.		
reg	reg		
%rax	%x12		
%rcx	%×17		
%rbx	%x13		
%rdx	%x19		
•••	•••		

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.					
reg	reg					
%rax	%x30 %x38					
%rcx	%x31 %x32					
%rbx	%x23 %x24					
%rdx	%x21 %x34					

reorder buffer (ROB)

			`	,
instr num.	PC	dest. reg	done?	mispred? / except?
14	0 1 2 2 2	%rbx / %x24	√	
	***************************************	, , , ,		
15	0x1239	%rax / %x30	V	
1.0	010.40	04		
16	0X1747	%rex / %x31	V	
17	0 × 1 2 4 4	%rex / %x32	./	
	OXIZ II	701 CX / 70X32	٧	
18	0×1248	%rdx / %x34	V	
10				
19	0×1249	%rax / %x38	V	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
	•••	•••		
31	0v129f	%rax / %x12	./	


0x1230 %rdx / %x19

free list

%x19 %x13 ...

when committing a mispredicted instruction...

this is where we undo mispredicted instructions




reorder buffer (ROB)

				(,
	instr num.	PC	dest. reg	done?	mispred? except?
	14	0x1233	%rbx / %x24	√	
	15	0×1239	%rax / %x30	V	
	16	0×1242	%rex / %x31	V	
	17	0×1244	%rex / %x32	·	
	18	0×1248	%rdx / %x34	·	
	19	0×1249	%rax / %x38	·	
-	20	0x1254	PC	√	√
	21	0x1260	%rcx / %x17		
	31	0x129f	%rax / %x12	√	
	32	0x1230	%rdx / %x19		
2	giste	r map			

%x19 %x13

copy commit register map into rename register r so we can start fetching from the correct PC



better? alternatives

can take snapshots of register map on each branch don't need to reconstruct the table (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction

need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer

Intel Skylake 000 design

- 2015 Intel design codename 'Skylake'
- 94-entry instruction queue-equivalent
- 168 physical integer registers
- 168 physical floating point registers
- 4 ALU functional units but some can handle more/different types of operations than others
- 2 load functional units but pipelined: supports multiple pending cache misses in parallel
- 1 store functional unit
- 224-entry reorder buffer

check_passphrase

```
int check passphrase(const char *versus) {
    int i = 0:
    while (passphrase[i] == versus[i] &&
           passphrase[i]) {
        i += 1;
    return (passphrase[i] == versus[i]);
number of iterations = number matching characters
leaks information about passphrase, oops!
```

exploiting check_passphrase (1)

```
measured time
guess
       100 \pm 5
aaaa
       103 \pm 4
baaa
       102 \pm 6
caaa
daaa
       111 + 5
       99 + 6
eaaa
faaa
       101 \pm 7
       104 + 4
gaaa
       ...
```

exploiting check_passphrase (2)

```
measured time
guess
      102 \pm 5
daaa
dbaa
       99 + 4
dcaa
      104 + 4
ddaa
       100 \pm 6
deaa
       102 \pm 4
dfaa
      109 \pm 7
dgaa
       103 \pm 4
```

timing and cryptography

lots of asymmetric cryptography uses big-integer math

example: multiplying 500+ bit numbers together

how do you implement that?

big integer multiplcation

say we have two 64-bit integers x, y and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide
$$x$$
, y into 32-bit parts: $x = x_1 \cdot 2^{32} + x_0$ and $y = y_1 \cdot 2^{32} + y_0$ then $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 \cdot 2^{32} + x_0y_0$

big integer multiplcation

say we have two 64-bit integers $x,\,y$ and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide
$$x$$
, y into 32-bit parts: $x = x_1 \cdot 2^{32} + x_0$ and $y = y_1 \cdot 2^{32} + y_0$ then $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 \cdot 2^{32} + x_0y_0$

can extend this idea to arbitrarily large numbers

number of smaller multiplies depends on size of numbers!

big integers and cryptography

naive multiplication idea:
number of steps depends on size of numbers

problem: sometimes the value of the number is a secret e.g. part of the private key

oops! revealed through timing


big integer timing attacks in practice (1)

early versions of OpenSSL (TLS implementation)had timing attack Brumley and Boneh, "Remote Timing Attacks are Practical" (Usenix Security '03)

attacker could figure out bits of private key from timing

why? variable-time mulitplication and modulus operations got faster/slower depending on how input was related to private key

big integer timing attacks in practice (2)



(a) The zero-one gap $T_g-T_{g_{hi}}$ indicates that we can distinguish between bits that are 0 and 1 of the RSA factor q for 3 different randomly-generated keys. For clarity, bits of q that are 1 are omitted, as the x-axis can be used for reference for this case.

30

browsers and website leakage

web browsers run code from untrusted webpages

one goal: can't tell what other webpages you visit

some webpage leakage (1)

```
...as you can see \underline{\text{here}},\ \underline{\text{here}},\ \text{and}\ \underline{\text{here}} ...
```

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

some webpage leakage (1)

```
...as you can see \underline{\text{here}}, \underline{\text{here}}, and \underline{\text{here}} ...
```

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

- fix 1: getComputedStyle lies about the color
- fix 2: limited styling options for visited links

some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine

some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine




Figure 3: Example loop-counting traces collected over 15 seconds. Darker shades indicate smaller counter values and lower instruction throughput.

turns out, other webpages create distinct "signatures"

Figure from Cook et al, "There's Always a Bigger Fish: Clarifying Analysis of a Machine-Learning-Assisted Side-Channel Attack" (ISCA '22)

inferring cache accesses (1)

suppose I time accesses to array of chars:

```
reading array[0]: 3 cycles reading array[64]: 4 cycles reading array[128]: 4 cycles reading array[192]: 20 cycles reading array[256]: 4 cycles reading array[288]: 4 cycles ...
```

what could cause this difference?

array[192] not in some cache, but others were

inferring cache accesses (2)

```
some psuedocode:
char array[CACHE_SIZE];
AccessAllOf(array);
*other address += 1:
TimeAccessingArray();
suppose during these accesses I discover that array [128] is
slower to access
probably because *other address loaded into cache + evicted
what do we know about other_address? (select all that apply)
```

A. same cache tag B. same cache index C. same cache offset D. diff. cache tag E. diff. cache index F. diff. cache offset

some complications (1)

caches often use physical, not virtual addresses

(and need to know about physical address to compare index bits)

(but can infer physical addresses with measurements/asking OS)

(and often OS allocates contiguous physical addresses esp. w/'large pages')

storing/processing timings evicts things in the cache
(but can compare timing with/without access of interest to check for this)

processor "pre-fetching" may load things into cache before access

(but can arrange accesses to avoid triggering prefetcher and make sure to measure with memory barriers)

some L3 caches use a simple hash function to select index instead

36

exercise: inferring cache accesses (1)

```
char *array;
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
if (mystery) {
    *pointer = 1;
}
if (TimeAccessTo(&array[index]) > THRESHOLD) {
    /* pointer accessed */
}
```

suppose pointer is 0x1000188

and cache (of interest) is direct-mapped, 32768 (2^{15}) byte, 64-byte blocks

what array index should we check?


exercise: inferring cache accesses (2)

```
char *other_array = ...;
char *array;
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
other_array[mystery] += 1;
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
   if (TimeAccessTo(&array[i]) > THRESHOLD) {
      /* found something interesting */
   }
}
```

other_array at 0×200400 , and interesting index is $i=0\times800$, then what was mystery?

backup slides

backup slides



 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19	
%x23	
•••	
•••	

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%×07
•••	•••

free list

%x19
%x23
•••
•••

reorder buffer (ROB)

instr num.	РС	dest.	reg	done?	mispred? / except?
14	0x1233	%rbx	/ %x23		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
		•••			
31	0x129f	%rax	/ %x12		


reorder buffer contains instructions started, but not fully finished new entries created on rename

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	

free list

%x19 %x23 ... reorder buffer (ROB)



place newly started instruction at end of buffer remember at least its destination register

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19

free list

%x19
%x23
•••
•••

reorder buffer (ROB)

			,		,
remove	instr num.	PC	dest. reg	done?	mispred? except?
here →	14	0x1233	%rbx / %x23		
on commit	15	0x1239	%rax / %x30		
	16	0x1242	%rcx / %x31		
	17	0x1244	%rcx / %x32		
	18	0x1248	%rdx / %x34		
	19	0x1249	%rax / %x38		
	20	0x1254	PC		
	21	0x1260	%rcx / %x17		
		•••			
add here	31	0x129f	%rax / %x12		
-	32	0x1230	%rdx / %x19		
on rename					
				•	•

next renamed instruction goes in next slot, etc.


 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19	
%x23	
•••	
•••	

reorder buffer (ROB)



 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19	
%x13	
•••	
•••	

reorder buffer (ROB)

remove here → on commit

instr num.	PC	dest.	reg	done?	mispred? except?
14	0x1233	%rbx	/ %x24		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
		•••			
31	0x129f	%rax	/ %x12		

 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19	
%x13	
•••	

instructions marked done in reorder buffer when computed but not removed ('committed') yet

reorder buffer (ROB)

remove here → on commit

		160	luci	bullet (,
	instr num.	PC	dest.	reg	done?	mispred? except?
-	14	0x1233	%rbx	/ %x24		
	15	0x1239	%rax	/ %x30		
	16	0x1242	%rcx	/ %x31	✓	
	17	0x1244	%rcx	/ %x32		
	18	0x1248	%rdx	/ %x34	✓	
	19	0x1249	%rax	/ %x38	✓	
	20	0x1254	PC			
	21	0x1260	%rcx	/ %x17		

0x129f %rax / %x12

for committed instructions

 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs


reorder buffer (ROB)

	phys.			remove	instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg			here →	-14	0x1233	%rbx	/ %x24		
%rax	%x12	_ arch -	ightarrow phys reg	on commit	15	0x1239	%rax	/ %x30		
%rcx	%x17	_ for c	ommitted	on commit	16	0×1242	%rcx	/ %x31	√	
%rbx	%x13				17	0×1244	%rcx	/ %x32		
%rdx	%x07 %x19	arcn.	phys.		18	0×1248	%rdx	/ %x34	1	
•••		reg	reg		19	0x1249	%rax	/ %x38	· /	
		%rax	%x30		20	0×1254	PC			
ree lis	+	%rcx	%x28		21	0×1260		/ %x17		
	1	%rbx	%x23					,		
%x19	_	%rdx	%x21		31	0x129f	%rax	/ %x12		✓
%x13	_	•••	•••		-	UNILEO.		,		•
···	comr	nit stag	e tracks arc	hitectural to phys	sical	registe	r ma	р		

and remove instr. from reorder buffer

 $\begin{array}{c} \mathsf{arch} \to \mathsf{phys.} \ \mathsf{reg} \\ \mathsf{for} \ \mathsf{new} \ \mathsf{instrs} \end{array}$

reorder buffer (ROB)



43

arch \rightarrow phys. reg for new instrs

reorder buffer (ROB)

arch.	phy	s.				instr num.	РС	dest.	reg	done?	mispred? / except?
reg	reg					14	0×1233	%rbx	/ %x24	/	
%rax	%x12	<u>.</u>	arch -	\rightarrow phys reg	remove nere		0×1239		<u> </u>	'	
%rcx	%x17	•	for c	ommittedhe	en committed		0×1242			/	
%rbx	%x13	}					0×1244	%rcx	/ %x32		
%rdx	%x07	%x19		phys.		18	0×1248	%rdx	/ %x34	√	
•••	•••		reg	reg		19	0x1249	%rax	/ %x38	√	
			%rax	%x30		20	0x1254	PC			
ree lis	t		%rcx	%x28		21	0x1260	%rcx	/ %x17		
	7		%rbx	%x23 %x24					-		
%x19 %x13	-		%rdx	%x21		31	0x129f	%rax	/ %x12		√
%X13	-		•••	•••		32	0x1230	%rdx	/ %x19		
 %x23	١,	when	next-to	-commit ir	struction is done						
70,723		update	ate this register map and free register list								
		and re	remove instr. from reorder buffer 43								

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

free list

%x19	
%x13	
•••	
•••	

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
	•••

reorder buffer (ROB)

	instr num.	PC	dest. reg	done?	mispred? / except?
	14	0x1233	%rbx / %x24	√	
	15	0x1239	%rax / %x30	V	
	16	0×1242	%rex / %x31	·	
	17	0×1244	%rex / %x32	·	
	18	0×1248	%rdx / %x34	·	
	19	0×1249	%rax / %x38	·	
-	20	0x1254	PC	√	√
	21	0x1260	%rcx / %x17		
	31	0x129f	%rax / %x12	√	
	32	0x1230	%rdx / %x19		

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.		
reg	reg		
%rax	%x30 %x38		
%rcx	%x31 %x32		
%rbx	%x23 %x24		
%rdx	%x21 %x34		
	•••		

reorder buffer (ROB)

	instr num.	PC	dest. reg	done?	mispred? / except?
	14	0x1233	%rbx / %x24	√	
	15	0×1239	%rax / %x30	V	
	16	0×1242	%rex / %x31	V	
	17	0×1244	%rex / %x32	V	
	18	0x1248	%rdx / %x34	V	
	19	0×1249	%rax / %x38	V	
-	20	0x1254	PC	✓	✓
	21	0x1260	%rcx / %x17		
			•••		
	31	0x129f	%rax / %x12	\checkmark	


0x1230 %rdx / %x19

free list

%x19 %x13 ...

when committing a mispredicted instruction...

this is where we undo mispredicted instructions



reorder buffer (ROB)

resider builer (110B)				
instr num.	PC	dest. reg	done?	mispred? except?
14	0x1233	%rbx / %x24	√	
15	0×1230	%rax / %x30	·	
16		%rex / %x31	V	
17	0×1244	%rex / %x32	·	
18	0×1248	%rdx / %x34	√	
19	0×1249	%rax / %x38	√	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		
giste	r man			


free list

%x19 %x13

...

copy commit register map into rename register map so we can start fetching from the correct PC

44



reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	√	
14 15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	V	
17	0×1244	%rex / %x32	V	
18	0×1248	%rdx / %x34	V	
19	0×1249	%rax / %x38	V	
20	0x1254	PC	√	√
21	0×1260	%rcx / %x17		
	1			

free list

%x19 %x13 ...

...and discard all the mispredicted instructions

(without committing them)


better? alternatives


can take snapshots of register map on each branch don't need to reconstruct the table (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction

need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer






free regs for new instrs

Vaa
A 23

arch.	phys.
reg	reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
•••	



0x1248 RDX / X34

0x1249|RAX / X38

0x1254 R8 / X05 0x1260 R8 / X06

46

18 19


20

21

		new instrs added
RBX	X07	
RBX	X13	
RCX	X17	

RAX

X15



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32


X48

X37

RBX RDX

. •	17	0x1244	RCX / X32	✓
	18	0x1248	RDX / X34	
	19	0x1249	RAX / X38	✓
			R8 / X05	
	21	0x1260	R8 / X06	


num.



A19	arcn.	pnys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
	1	l

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37


	mum.			
,				
	17	0×1244	RCX / X32	,/
		-	,	_
	18	0x1248	RDX / X34	
	19	0x1249	RAX / X38	√
		-	R8 / X05	
	21	0x1260	R8 / X06	



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37


nstr num.	PC	dest. reg	done?	except?	
		•••			
17	0×1244	RCX / X32	/		
	OXIZII		v		
18	0x1248	RDX / X34			
19	0x1249	RAX / X38	✓		
20	0x1254	R8 / X05	✓	√	
21	0x1260	R8 / X06		4.0	



X19	arch.	phys.
X23	reg	reg
•••	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
	•••	

ai cii.	pilys.
reg	reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
	l

arch nhys




RBX

RDX

X48

X37 X34



0×1249|RAX / X38

0×1254R8 / X05

0x1260R8 / X06

20


21

	arch.	phys.
X23	reg	reg
	RAX	X38
	RCX	X32
	RBX	X48
	RBX	X34

RCX

RBX

RDX



X2 X32

X37 X34

X48

0×1249 RAX / X38


0×1254R8 / X05

0x1260R8 / X06

20

21

free regs	for new instrs	
	arch.	phys.
X23	reg	reg
	RAX	X38
	RCX	X32
	RBX	X48
	RBX	X34
		•••



cc regs	101 116	ew IIISLI
X19	arch.	phys.
X23	reg	reg
•••	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07


arch.	value	
reg		
RAX	0x12343	
RCX	0x234543	
RBX	0x56782	

RDX

0xF83A4

	ınstr num.	PC	dest. reg
,			
	17	0×1244	RCX / X32
	18	0x1248	RDX / X34
	19	0x1249	RAX / X38
	20	0x1254	R8 / X05
	21	0x1260	R8 / X06

>	
✓	
✓	
✓	✓



X19 X23 ... arch. phys. reg reg RAX X15 RCX X17

> RBX RBX

X13

X07

arcii.	pilys.	
reg	reg	
RAX	X21 X38	
RCX	X2 X32	
RBX	X48	
RDX	X37 X34	

arch phys

	instr num.	PC	dest. reg	done?	except?			
ļ			•••					
	17	0×1244	RCX / X32	./				
	11	UNIZIT	Kek / Kez	٧				
	18	0x1248	RDX / X34	\checkmark				
	19	0x1249	RAX / X38	✓				
	20	0x1254	R8 / X05	√	✓			
	21	0 × 1 2 6 0	P8 / Y06					

handling memory accesses?

one idea:

list of done + uncommitted loads+stores

execute load early + double-check on commit have data cache watch for changes to addresses on list if changed, treat like branch misprediction

loads check list of stores so you read back own values actually finish store on commit maybe treat like branch misprediction if conflict?

the open-source BROOM pipeline








Figure from Celio et al., "BROOM: An Open Source Out-Of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS"











better data-flow



better data-flow



better data-flow

