

simple CPU




running instructions




0x100: addq %r8, %r9 0x108: movq 0x1234(%r10), %r11 %r8: 0x800 %r9: 0x900 %r10: 0x1000 %r11: 0x1100

running instructions



0x100: addq %r8, %r9 0x108: movq 0x1234(%r10), %r11 "
%r8: 0x800
%r9: 0x1700
%r10: 0x1000
%r11: 0x1100
...

running instructions




0x100: addq %r8, %r9


0x108: movq 0x1234(%r10), %r11

"
%r8: 0x800
%r9: 0x1700
%r10: 0x1000
%r11: M[0x2234]
...


Human pipeline: laundry




Human pipeline: laundry



Waste (1)




Waste (1)




5


Waste (2)




Latency — Time for One




Latency — Time for One




Latency — **Time for One**



Throughput — Rate of Many




Throughput — Rate of Many




$$\frac{1 \text{ load}}{0.83 \text{h}} = 1.2 \text{ loads/h}$$

Throughput — Rate of Many




$$\frac{1 \text{ load}}{0.83 \text{h}} = 1.2 \text{ loads/h}$$

adding stages (one way)





divide running instruction into steps one way: fetch / decode / execute / memory / writeback


adding stages (one way)





add 'pipeline registers' to hold values from instruction

















why registers?


example: fetch/decode


need to store current instruction somewhere ...while fetching next one















diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?


Probably not...



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?


Probably not...



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?

Probably not...



addq processor: data hazard

```
// initially %r8 = 800,
// %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```

	fetch	fetch/decode		decode/execute			execute/memory		memory/writeback	
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
0	0×0		'	•						
1	0x2	8	9							
2		9	8	800	900	9				
3				900	800	8	1700	9		
4							1700	8	1700	9
5								<u>'</u>	1700	8

addq processor: data hazard

```
// initially %r8 = 800,
// %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```

	fetch	fetch/decode		decode/execute			execute	execute/memory		memory/writeback	
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB	
0	0x0		•		•			•	•		
1	0x2	8	9]							
2		9	8 -	800	900	9					
3				900	800	8	1700	9]		
4							1700	8	1700	9	
5		should be 1700								8	

data hazard

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```

step#	pipeline implementation	ISA specification
1	read r8, r9 for (1)	read r8, r9 for (1)
2	read r9, r8 for (2)	write r9 for (1)
3	write r9 for (1)	read r9, r8 for (2)
4	write r8 for (2)	write r8 ror (2)

pipeline reads older value...

instead of value ISA says was just written

data hazard compiler solution

```
addq %r8, %r9
nop
nop
addq %r9, %r8
one solution: change the ISA
    all addgs take effect three instructions later
make it compiler's job
problem: recompile everytime processor changes?
```

data hazard hardware solution


```
addq %r8, %r9
// hardware inserts: nop
// hardware inserts: nop
addq %r9, %r8
how about hardware add nops?
called stalling
extra logic:
    sometimes don't change PC
    sometimes put do-nothing values in pipeline registers
```

opportunity


```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: addq %r9, %r8
...
```

	fetch	fetch	n/decode	dec	decode/execute		execute/	execute/memory		memory/writeback	
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB	
0	0×0		•		•					•	
1	0x2	8	9								
2		9	8	800	900	9		_			
3				900	800	8	1700	9]		
4		should be 1700 1700 8 1700 9					9				
5							•	1700	8		

exploiting the opportunity



exploiting the opportunity




opportunity 2

```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: nop
0x3: addq %r9, %r8
```

	fetch	fetch	/decode	ded	code/exe	cute	execute/	memory	memory/v	vriteback
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
0	0×0		•		•	•		•	•	,
1	0x2	8	9							
2	0x3			800	900	9				
3		9	8				1700	9		_
4			·	900	800	8			1700	9
5					1700		1700	9		
6		should be 1700						1700	9	

exploiting the opportunity



exercise: forwarding paths

 cycle #
 0
 1
 2
 3
 4
 5
 6
 7
 8

 addq %r8, %r9
 F
 D
 E
 M
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W

in subq, %r8 is _____ addq.

in xorq, %r9 is _____ addq.

in andq, %r9 is _____ addq.

in andq, %r9 is _____ xorq.

A: not forwarded from


B-D: forwarded to decode from $\{\mbox{execute},\mbox{memory},\mbox{writeback}\}$ stage of

unsolved problem

combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

unsolved problem



combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

control hazard

```
cmpq %r8, %r9
je 0xFFFF
addq %r10, %r11
```

	fetch	$fetch \!\! o \!\!$	decode d	lecode-	→execueb	ecute→v	execu	te→writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
0	0×0				•				
1	0x2	8	9						
2	???			800	900				
2	???					less than			

control hazard

```
cmpq %r8, %r9
je 0xFFFF
addq %r10, %r11
```

	fetch	fetch-	decode	lecode-	→execuetx	ecute→v	execu	te→writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
0	0×0		•						-
1	0×2	9	9						
2	???			800	900				
2	???		L			less			
		0xF	FFFi	t K[8] =	 [9];	0x1	.2 otherw	ise

making guesses

```
subq %rcx, %rax
ine LABEL
xorq %r10, %r11
xorq %r12, %r13
```

LABEL: addq %r8, %r9

rmmovq %r10, 0(%r11)

speculate: ine will goto LABEL

right: 2 cycles faster!

wrong: forget before execute finishes

when do instructions change things?

... other than pipeline registers/PC:

stage	changes
fetch	(none)
decode	(none)
execute	condition codes
memory	memory writes
writeback	register writes/stat changes

when do instructions change things?

... other than pipeline registers/PC:

```
stage changes
fetch (none)
decode (none)
execute condition codes
memory memory writes
writeback register writes/stat changes
```

to "undo" instruction during fetch/decode: forget everything in pipeline registers

jXX: speculating right

```
subq %r8, %r8
jne LABEL
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11) irmovq \$1, %r11

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	irmovq	rmmovq	addq	jne (done)	OPq

jXX: speculating right

```
subq %r8, %r8 jne LABEL
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11) irmovq \$1, %r11

time	fetch	decode	execute	memory	writeback
1	subq		_		
2	jne	subq			
3	addq [?]	jne	<u>suba (set ZF)</u>		
4	rmmovq [?]	addq [?]	j were waiting	g/nothing	
5	irmovq	rmmovq	addq	jne (done)	OPq

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq	, , ,			
2	jne	'squash''	wrong guesse	:S	
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	j <mark>ne (done)</mark>	OPq

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq		_		
2	jne	subq			
3	addq [?]	fotch co	orrect next in	ctruction	
4	rmmovq [?]	audy [.]	Jirect Hext III	Struction	
5	xorq	nothing	nothing	jne (done)	OPq

static branch prediction

forward (target > PC) not taken; backward taken intuition: loops: LOOP: ... ie LOOP LOOP: ... ine SKIP LOOP imp LOOP SKIP LOOP:

predicting ret: extra copy of stack

predicting ret — ministack in processor registers

push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers


baz return address
bar return address
foo return address

(partial?) stack in CPU registers

stack in memory


4-entry return address stack


4-entry return address stack in CPU





next saved return address from call


on call: increment index, save return address in that slot on ret: read prediction from index, decrement index









































collisions?

two branches could have same hashed PC nothing in table tells us about this versus direct-mapped cache: had *tag bits* to tell

is it worth it?

adding tag bits makes table *much* smaller and/or slower but does anything go wrong when there's a collision?

collision results

```
possibility 1: both branches usually taken no actual conflict — prediction is better(!)
```

possibility 2: both branches usually not taken no actual conflict — prediction is better(!)

possibility 3: one branch taken, one not taken performance probably worse

1-bit predictor for loops

predicts first and last iteration wrong

example: branch to beginning — but same for branch from beginning to end

everything else correct

later: we'll find a way to do better

exercise

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

backup slides

backup slides

exercise: forwarding paths (2)

cycle # 0 1 2 3 4 5 6 7 8
addq %r8, %r9
subq %r8, %r9
ret (goes to andq)
andq %r10, %r9
in subq, %r8 is ______ addq.

in subg, %r9 is _____ addg.

in andq, %r9 is _____ subq.

in andq, %r9 is _____ addq.

A: not forwarded from

B-D: forwarded to decode from $\{\mbox{execute,memory,writeback}\}$ stage of