

caching 1


last time

```
certificates and certificate authorities
     chains of certificates
     trust anchors
     the reality of website "verification"
cryptographic hash functions
Diffie-Hellman-style key agreement
TLS handshake authenticate + get symmetric keys for connection
denial of service how game is biased for attacker
(briefly) firewalls
```

































a prox register location via chip-architect.org (Hans de Vries)

the place of cache



memory hierarchy goals

```
performance of the fastest (smallest) memory
hide 100x latency difference? 99+% hit (= value found in cache) rate
capacity of the largest (slowest) memory
```

memory hierarchy assumptions

temporal locality

"if a value is accessed now, it will be accessed again soon" caches should keep recently accessed values


spatial locality

"if a value is accessed now, adjacent values will be accessed soon" caches should store adjacent values at the same time

natural properties of programs — think about loops


locality examples

```
double computeMean(int length, double *values) {
    double total = 0.0;
    for (int i = 0; i < length; ++i) {</pre>
        total += values[i];
    return total / length;
temporal locality: machine code of the loop
spatial locality: machine code of most consecutive instructions
temporal locality: total, i, length accessed repeatedly
spatial locality: values[i+1] accessed after values[i]
```



۶


read byte at 01011?



8


read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?




8

read byte at 01011? invalid, fetch



read byte at 01011? invalid, fetch



8

read byte at 01011? invalid, fetch

Cache							
index	valid	tag	value				
00	0	00	00 00				
01	1	01	AA BB				
10	0	00	00 00				
11	0	00	00 00				


cache block: 2 bytes direct-mapped

Memory


addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	•••

8


cache operation (read)



cache operation (read)



cache operation (read)



terminology

```
row = set
```

preview: change how much is in a row

address 001111 (stores value 0xFF)

cache tag index offset

2 byte blocks, 4 sets

2 byte blocks, 8 sets

4 byte blocks, 2 sets

2 byte blocks 4 sets

Z byte blocks, 4 sets							
index	valid	tag	value				
00	1	000	00 11				
01	1	001	AA BB				
10	0						
11	1	001	EE FF				

4 byte blocks, 2 sets

index	valid
0	1
1	1

1	000	00 11 22 33
1	001	CC DD EE FF

value

2 byte blocks, 8 sets

2 byte blocks, 6 sets					
index	valid	tag	value		
000	1	00	00 11		
001	1	01	F1 F2		
010	0				
011	0				
100	0				
101	1	00	AA BB		
110	0				
111	1	00	EE FF		

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets			1
2 byte blocks, 8 sets			1
4 byte blocks 2 sets			

2 byte blocks, 4 sets					2 b	yte bl	ocks, 8	sets	
index	valid	tag	value			indov	valid	tarr	value
00	1	000	00 11		2 =	$\epsilon 2^1$ byte	es in	block	00 11
01	1	001	AA BB						
10	0				T p	it to say	/ whi	ch byt	:e
11	1	001	EE FF	ا ا		011	0		
	4 by	te bloc	ks, 2 sets			100	0		
	•					101	1	00	AA BB
index	valid	tag	va	lue		110	0		
Θ	1	000	00 11	22 3	3		0		
1	1	001	CC DD	EE F	F	111	1	00	EE FF

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets			1
2 byte blocks, 8 sets			1
4 byte blocks, 2 sets			11

2 b	yte bl	ocks, 4	sets	2 l	oyte bl	ocks, 8	sets
index	valid	tag	value	index	valid	tag	valu
00	1	000	00 11	000	1	00	00 1
01	1	001	AA BB	001	1	01	F1 F
10	0	1 —	2^2 byte	s in block	0		
11	1	4 —	Z byte	S III DIOCK	0		
	4 by	. 2 bi	ts to sa	y which byte	0		
index	valid	tag		и́е	1	00	AA B
ilidex	vanu	tag	Va	110	0		

00 11 22 33

CC DD EE FF

111

000

001

,	,	
valid	tag	value
1	00	00 11
1	01	F1 F2
0		
0		
0		
1	00	AA BB
0		
1	00	EE FF


address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets			1
4 byte blocks, 2 sets		1	11

2 byte blocks, 4 sets				2 k	yte bl	ocks, 8	sets	
index	valid	tag	value		index	valid	tag	value
00	1	000	00 11)	000	1	00	00 11
01	1	001	AA BB		$2^2 = 4 \text{ s}$	ets		F1 F2
10	0							
11	1	001	EE FF		2 bits to	inde	x set	
	4 byte blocks, 2 sets				100	0		
	-				101	1	00	AA BB
index	valid	tag	val	ue	110	0		
0	1	000	00 11	22 33		0		
1	1	001	CC DD	EE FF	111	1	00	EE FF

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets		111	1
4 byte blocks, 2 sets		1	11



address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets		111	1
4 byte blocks, 2 sets		1	11

CC DD EE FF

2 byte blocks, 4 sets					
index	valid	tag	value		
00	1	000	00 11		
01	1	001	AA BB		
10	0				
11	1	001	EE FF		
4 byte blocks, 2 sets					
index	valid	tag	val	ue	
0	1	000	00 11	22 33	

001

2 byte blocks, 8 sets						
index	valid	tag	value			
000	1	00	00 11			
001	1	01	F1 F2			
010	0					
2^{1}	01 01 0 -					
$_{10}$ $2^{\scriptscriptstyle 1}$ =	=2 s	ets				
¹⁶ 1 bit to index set BB						
11 0	U					
111	1	00	EE FF			

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	001	11	1
2 byte blocks, 8 sets	00	111	1
4 byte blocks, 2 sets	001	1	11

tag — whatever i	is	left	over
------------------	----	------	------

00	1	000	00 11
01	1	001	AA BB
10	0		
11	1	001	EE FF

4 byte blocks, 2 sets

inaex	valid	tag	value
0	1	000	00 11 22 33
1	1	001	CC DD EE FF

Z byte blocks, & sets						
index	valid	tag	value			
000	1	00	00 11			
001	1	01	F1 F2			
010	0					
011	0					
100	0					
101	1	00	AA BB			
110	0					
111	1	00	EE FF			
· · · · · · · · · · · · · · · · · · ·						

TIO: exercise

64-byte blocks, 128 set cache

```
stores 64 \times 128 = 8192 bytes (of data)
```

if addresses 32-bits, then how many tag/index/offset bits?

which bytes are stored in the same block as byte from 0x1037?

- A. byte from 0x1011
- B. byte from 0x1021
- C. byte from 0x1035
- D. byte from 0x1041

Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets s (set) index bits $B=2^b$ block size s (block) offset bits s memory addreses bits s tag bits

 $C = B \times S$ cache size (if direct-mapped)

Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets s (set) index bits $B=2^b$ block size s (block) offset bits s memory addreses bits s tag bits

 $C = B \times S$ cache size (if direct-mapped)

 $2 \ {\rm byte} \ {\rm blocks}, \ 4 \ {\rm sets}$

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

2 byte blocks, 4 sets					

address (hex) result
000000000 (00)
00000001 (01)
01100011 (63)
01100001 (61)
01100010 (62)
00000000 (00)
01100100 (64)

2 byte blocks, 4 sets

	•		
index	valid	tag	value
00	0		
01	0		
10	0		
11	0		

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets

s = 2 (set) index bits

$$m=8$$
 bit addresses $t=m-(s+b)={5 \over 5}$ tag bits

		s (he		result
00	000	000	(00)	
00	000	001	(01)	
01	100	011	(63)	
01	100	001	(61)	
01	100	010	(62)	
00	000	000	(00)	
01	100	100	(64)	
ag	in	dex c	offset	

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets

index	valid	tag	value
00	0		
01	0		
10	0		
11	0		

m=8 bit addresses t=m-(s+b)=5 tag bits

ad	dres	s (h	ex)	result
00	000	000	(00)) miss
00	000	001	(01	.)
01	100	011	(63	3)
01	100	001	(61	.)
01	100	010	(62	2)
00	000	000	(00))
01	100	100	(64	1)
ag	ind	dex	offse	t

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

	= 2) 00 2.00.to, 1 0000					
index	valid	tag	value			
00	1	00000	mem[0x00]			
00		00000	mem[0x01]			
01	0					
0_						
10	0					
11	0					

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

addres	s (he	ex)	result
00000	000	(00)	miss
00000	001	(01)	hit
01100	011	(63)	
01100	001	(61)]
01100	010	(62)	
00000	000	(00)]
01100	100	(64)]

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

	= 2) to 2.00.0, 1 0000					
index	valid	tag	value			
00	1	00000	mem[0x00]			
00		T 00000 me	mem[0x01]			
01	0					
01						
10	0					
11	0					

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

address (he	ex)	result
00000000	(00)	miss
00000001	(01)	hit
01100011	(63)	miss
01100001	(61)	
01100010	(62)	
00000000	(00)	
01100100	(64)	

 $B=2=2^b$ byte block size

$$b = 1$$
 (block) offset bits

$$S=4=2^s$$
 sets

$$s=2$$
 (set) index bits

2 byte blocks, 4 sets

	,		
index	valid	tag	value
00	1	00000	mem[0x00]
00		0000	mem[0x01]
01	1	01100	mem[0x62]
01		01100	mem[0x63]
10	0		
10			
11	0		

m=8 bit addresses

$$t = m - (s + b) = 5$$
tag bits

addı	ress	(h	ex)	result
000	000	900	(00)	miss
000	000	901	(01)	hit
011	000	911	(63)	miss
011	000	901	(61)	miss
011	000	910	(62)	
000	000	900	(00)	
011	002	100	(64)	
ag	ind	ex	offset	_

 $B=2=2^b$ byte block size

$$b=2-2$$
 byte block size $b=1$ (block) offset bits

$$S = 4 = 2^s$$
 sets $s = 2$ (set) index bits

,					
index	valid	tag	value		
00	1	01100	mem[0x60]		
00		01100	mem[0x61]		
01	1	01100	mem[0x62]		
01		01100	mem[0x63]		
10	0				
10					
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

sult
SS
SS
SS

 $B=2=2^b$ byte block size

$$b = 1$$
 (block) offset bits

$$S=4=2^s$$
 sets

$$s=2$$
 (set) index bits

,					
index	valid	tag	value		
00	1 01100	mem[0x60]			
00		01100	mem[0x61]		
01	1	01100	mem[0x62]		
O1		01100	mem[0x63]		
10	0				
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

address (h	ex)	result
0000000	(00)	miss
00000001	(01)	hit
01100011	(63)	miss
01100001	(61)	miss
01100010	(62)	hit
00000000	(00)	miss
01100100	(64)	

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

2 by to blocks, 1 sets					
index	valid	tag	value		
00	1	00000	mem[0x00]		
00		00000	mem[0x01]		
01	1	01100	mem[0x62]		
01		01100	mem[0x63]		
10	0				
11	0				

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

addres	result		
00000	000	(00)	miss
00000	001	(01)	hit
01100	011	(63)	miss
01100	001	(61)	miss
01100	010	(62)	hit
00000	000	(00)	miss
01100	100	(64)	miss

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

= = = = = = = = = = = = = = = = = = = =					
index	valid	tag	value		
00	1	00000	mem[0x00]		
00		0000	mem[0x01]		
01	1	01100	mem[0x62]		
01		01100	mem[0x63]		
10	1	01100	mem[0x64]		
10		01100	mem[0x65]		
11	0				
11					

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

address (h	ex)	result
00000000	(00)	miss
00000001	(01)	hit
01100011	(63)	miss
01100001	(61)	miss
01100010	(62)	hit
00000000	(00)	miss
01100100	(64)	miss

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

2 by to blocks, 1 sets					
index	valid	tag	value		
00	1	00000	mem[0x00]		
00		00000	mem[0x01]		
01	1	01100	mem[0x62]		
01		01100	mem[0x63]		
10	1	01100	mem[0x64]		
10		01100	mem[0x65]		
11	0				

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

addre	result		
0000	0000	(00)	miss
0000	0001	(01)	hit
0110	0011	(63)	miss
0110	0001	(61)	miss
0110	0010	(62)	hit
0000	0000	(00)	miss
0110	0100	(64)	miss
ag ir	ndex c	offset	

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets				
index	valid	tag	value	
00	1	00000	mem[0x00]	
00		0000	mem[0x01]	
01	1	01100	mem[0x62]	
01		01100	mem[0x63]	
10	1	01100	mem[0x64]	
miss caused by conflict 65]				
11	0			

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

address (he	result	
00000000	(00)	
00000001	(01)	
01100011	(63)	
01100001	(61)	
01100010	(62)	
00000000	(00)	
01100100	(64)	

- ", " - " - " - " - " - " - " - " - " -					
valid	tag	value			
	valid				

4 byte blocks, 4 sets

				,	•
address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)		00			
01100011 (63)		01			
01100001 (61)		01			
01100010 (62)		10			
00000000 (00)		10			
01100100 (64)		11			

how is the 8-bit address 61 (01100001) split up into tag/index/offset? $\begin{array}{c} b \text{ block offset bits;} \\ B=2^b \text{ byte block size;} \\ s \text{ set index bits;} \ S=2^s \text{ sets ;} \end{array}$

t = m - (s + b) tag bits (leftov

address (hex)	result
00000000 (00))
00000001 (01	.)
01100011 (63	3)
01100001 (61	.)
01100010 (62	2)
00000000 (00))
01100100 (64	1)

$B=4=2^b$ byte block size
b=2 (block) offset bits
$S=4=2^s$ sets
s=2 (set) index bits

$4\ {\rm byte\ blocks},\ 4\ {\rm sets}$

1 2) 00 210 310 310					
index	valid	tag	value		
00					
01					
10					
11					

$$m=8$$
 bit addresses $t=m-(s+b)=4$ tag bits

addre				result
0000	00	00	(00)	
0000	00	01	(01)	
0110	00	11	(63)	
0110	00	01	(61)	
0110	00	10	(62)	
0000	00	00	(00)	
0110	01	00	(64)	

tag index offset

 $B=4=2^b$ byte block size b=2 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

 $4\ \mathrm{byte}\ \mathrm{blocks},\ 4\ \mathrm{sets}$


1 by to brooks, 1 bots				
index	valid	tag	value	
00				
01				
10				
11				

m=8 bit addresses t=m-(s+b)=4 tag bits

 $4\ {\rm byte}\ {\rm blocks},\ 4\ {\rm sets}$

address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)		00			
01100011 (63)		01			
01100001 (61)		01			
01100010 (62)		10			
0000000 (00)		10			
01100100 (64)		11			
ag index offset		11			

exercise: which accesses are hits?



hierarchy and instruction/data caches

typically separate data and instruction caches for L1

(almost) never going to read instructions as data or vice-versa avoids instructions evicting data and vice-versa can optimize instruction cache for different access pattern easier to build fast caches: that handles less accesses at a time

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi. %eax
    ret
```

exericse: what data cache accesses does this function do?

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
exericse: what data cache accesses does this function do?
    4-byte read of scaleFactor
    8-byte read of return address
```

possible scaleFactor use

```
for (int i = 0; i < size; ++i) {
    array[i] = scaleByFactor(array[i]);
}</pre>
```

misses and code (2)

```
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag		
index		
offset		

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
		0xd7
index	0x10e	0×10e
offset	0x38	0×20

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag	0xffffffc	0xd7
index	0×10e	0×10e
offset	0x38	0×20

conflict miss coincidences?

obviously I set that up to have the same index have to use exactly the right amount of stack space...

but one of the reasons we'll want something better than direct-mapped cache


C and cache misses (warmup 1)

```
int array[4];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?

some possiblities



Q1: how do cache blocks correspond to array elements? not enough information provided!

some possiblities

one cache block

if array[0] starts at beginning of a cache block... array split across two cache blocks

memory access	cache contents afterwards							
_	(empty)							
read array[0] (miss)	{array[0], array[1]}							
read array[1] (hit)	{array[0], array[1]}							
read array[2] (miss)	{array[2], array[3]}							
read array[3] (hit)	{array[2], array[3]}							

some possiblities

one cache block

									*	**	*	aı	rray	/[0]	ar	ray	[1]	arra	y[2]	arr	ay[3]	+	++	+							
--	--	--	--	--	--	--	--	--	---	----	---	----	------	------	----	-----	-----	------	------	-----	-----	----	---	----	---	--	--	--	--	--	--	--

if array[0] starts right in the middle of a cache block array split across three cache blocks

memory access	cache contents afterwards							
_	(empty)							
read array[0] (miss)	{****, array[0]}							
read array[1] (miss)	{array[1], array[2]}							
read array[2] (hit)	{array[1], array[2]}							
read array[3] (miss)	{array[3], ++++}							



if array[0] starts at an odd place in a cache block, need to read two cache blocks to get most array elements

memory access	cache contents afterwards
_	(empty)
read array[0] byte 0 (miss)	{ ****, array[0] byte 0 }
read array[0] byte 1-3 (miss)	{ array[0] byte 1-3, array[2], array[3] byte 0 }
read array[1] (hit)	{ array[0] byte 1-3, array[2], array[3] byte 0 }
read array[2] byte 0 (hit)	{ array[0] byte 1-3, array[2], array[3] byte 0 }
read array[2] byte 1-3 (miss)	{part of array[2], array[3], $++++$ }
read array[3] (hit)	{part of array[2], array[3], ++++}

aside: alignment

compilers and malloc/new implementations usually try align values align = make address be multiple of something

most important reason: don't cross cache block boundaries

C and cache misses (warmup 2)

```
int array[4];
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
odd_sum += array[1];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

Assume array[0] at beginning of cache block.


How many data cache misses on a 1-set direct-mapped cache with 8B blocks?


C and cache misses (warmup 3)


```
int array[8];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
even_sum += array[4];
odd_sum += array[5];
even_sum += array[6];
odd_sum += array[7];
```


Assume everything but array is kept in registers (and the compiler does not do anything funny), and array[0] at beginning of cache block.


How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?



















backup slides


inclusive versus exclusive

L2 inclusive of L1
everything in L1 cache duplicated in L2
adding to L1 also adds to L2


L2 cache







inclusive versus exclusive



inclusive versus exclusive

L2 inclusive of L1

everything in L1 cache duplicated in L2 adding to L1 also adds to L2

L2 cache

exclusive policy: avoid duplicated data sometimes called *victim cache* (contains cache eviction victims)

makes less sense with multicore

L2 exclusive of L1

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache

