last time

branch prediction

replace idle cycles with trying guess worst case: just as slow as waiting for branch squashing

making predictions

static: forwards-not-taken, backwards-taken strategy dynamic: table with historical results typically lookup by hash of jump address special predictor for ret (store recent return addresses from call)

missing topic: connecting processors + devices

talked about how individual processors work

but no place to communicate with I/O devices, other CPUs


how do we do that?

individual computers are networks

individual computers are (kinda) networks of...
processors
memories
I/O devices

so what topology (layout) do those networks have?

the "bus"



example: 80386 signal pins

name	purpose	
CLK2	clock for bus	timing
W/R#	write or read?	
D/C#	data or control?	metadata
M/IO#	memory or I/O?	
INTR	interrupt request	
	other metadata signals	
BE0#-BE3#	(4) byte enable	address
A2-A31	(30) address bits	
DO-D31	(32) data signals	data

example: AMD EPYC (1 socket)





Fig. 21. Single-socket AMD EPYCTM system (SP3).


Figure from Burd et al,

" 'Zepllin': An SoC for Multichip Architectures" (IEEE JSSC Vol 54, No 1)


example: Intel Skylake-SP





extra trips to CPU




extra trips to CPU









instruction-level parallelism

with pipelining: ran multiple instructions at once

but started/finished at most one at a time

and one slow instruction can slow everything down

we can often do better

beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

•••

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8
      9
      10
      11

      mov 0(%rbx), %r8
      F
      D
      R
      I
      E
      M
      M
      M
      W
      C

      sub %r8, %r9
      F
      D
      R
      I
      E
      W
      C

      add %r10, %r11
      F
      D
      R
      I
      E
      W
      C

      xor %r12, %r13
      F
      D
      R
      I
      E
      W
      C
```

•••

interlude: real CPUs

modern CPUs:

execute multiple instructions at once

execute instructions out of order — whenever values available

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

read-after-write examples (1)

normal pipeline: two options for %r8? choose the one from *earliest stage* because it's from the most recent instruction

read-after-write examples (1) out-of-order execution: %r8 from earliest stage might be from *delayed instruction* can't use same forwarding logic addq %r12, %r8 cycle # 0 1 2 3 4 5 6 7 8 addg %r10, %r8 movg %r8, (%rax) movq \$100, %r8

addq %r13, %r8

register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)


```
addq %r10, %r8 | addq %r10, %r8_{v1} \rightarrow %r8_{v2} addq %r11, %r8 | addq %r11, %r8_{v2} \rightarrow %r8_{v3} addq %r12, %r8 | addq %r12, %r8_{v3} \rightarrow %r8_{v4}
```

read different version than the one written represent with three argument psuedo-instructions

forwarding a value? must match version exactly

for now: version numbers

later: something simpler to implement




```
cycle # 0 1 2 3 4 5 6 7 8
addq %r10, %r8
                                 DE
movg %r8, (%rax)
movq %r11, %r8
                        F D E M W
movg %r8, 8(%rax)
movq $100, %r8
                          FDEM
addq %r13, %r8
```

out-of-order execution: if we don't do something, newest value could be overwritten!

```
cycle # 0 1 2 3 4 5 6 7 8
addg %r10, %r8
movg %r8, (%rax)
movg %r11, %r8
                        F D E M W
movq %r8, 8(%rax)
movq $100, %r8
                           F D E
addq %r13, %r8
```

two instructions that haven't been started could need *different versions* of %r8!



keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register


called register renaming


register renaming

rename architectural registers to physical registers


different physical register for each version of architectural track which physical registers are ready

compare physical register numbers to do forwarding







branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches




register renaming done here stage needs to keep mapping from architectural to physical names



instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)




read from much larger register file and handle forwarding register file: typically read 6+ registers at a time (extra data paths wires for forwarding not shown)




many execution units actually do math or memory load/store some may have multiple pipeline stages some may take variable time (data cache, integer divide...)


30



writeback results to physical registers register file: typically support writing 3+ registers at a time




new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again



commit stage also handles branch misprediction reorder buffer tracks enough information to undo mispredicted instrs.

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                      RIEW
addg %r02, %r05
                 F D R
                           TF
addg %r03, %r04
cmpg %r04, %r08
                             I E W
jne ...
                          R
                               IE
                                    W
addg %r01, %r05
                        D R
                            I E
                                  W
addg %r02, %r05
                        F D
                             RIE
                                    W
addq %r03, %r04
                            R
                                  IE
                          D
                                      W
cmpg %r04, %r08
                                    T E
                                         W
```



```
cycle #
                    0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                               E W
addq %r02, %r05
addg %r03, %r04
                                   issue instructions
cmpg %r04, %r08
                                   (to "execution units")
                                    when operands ready
jne ...
                              R
addg %r01, %r05
                                    E
                                       W
addg %r02, %r05
                              D
                                         W
addq %r03, %r04
                                 R
cmpg %r04, %r08
```

```
cycle # 0 1 2 3 4 5 6 7 8 9
addq %r01, %r05 FDRIEW
commit instructions in order waiting until next complete
addg %r01, %r05
                                  W
addg %r02, %r05
                                  F
                                    W
addq %r03, %r04
                                    Ε
cmpg %r04, %r08
```

1-cycle fetch?

assumption so far:

1 cycle to fetch instruction + identify if jmp, etc.

often not really practical

especially if:

complex machine code format many pipeline stages more complex instruction cache (future idea) fetching 2+ instructions/cycle

branch target buffer

what if we can't decode LABEL from machine code for jmp LABEL or jle LABEL fast?

will happen in more complex pipelines

what if we can't decode that there's a RET, CALL, etc. fast?

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••		•••	•••
0xFF	1	0x3FF	8	CALL	0×404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

•

0x400031: ret

•••

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	
0	•••
0	•••
•••	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

.

0x400031: ret

•••

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0×400	5	Jxx	0x3FFFF3	•••
0x01	1	0×401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0×400	9	RET		•••
•••	•••	•••	•••		•••	•••
0xFF	1	0x3FF	8	CALL	0×404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

.

0x400031: ret

. ...

indirect branch prediction


```
jmp *%rax or jmp *(%rax, %rcx, 8)
```

BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps good for polymophic method calls

table lookup with Hash(last few jmps) instead of Hash(this jmp)



register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register


register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

renamed

 $\operatorname{arch} o \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



register renaming state

```
original
add %r10, %r8 ...
add %r11, %r8 ...
add %r12, %r8 ...
```

→ phys register map
%x04
%x09
•••
%x13
%x17
%x19
%x07
%x05
•••

renamed table for architectural (external) and physical (internal) name (for next instr. to process)

	%x18
	%x20
	%x21
I	%x23
ı	%x24
ı	70 7 2 T

register renaming state

```
original
add %r10, %r8 ...
add %r11, %r8 ...
add %r12, %r8 ...
```

$\operatorname{arch} o \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed

list of available physical registers added to as instructions finish




original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

$\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••




```
original
add %r10, %r8
add %r11, %r8
add %r12, %r8
```

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$


%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

$\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$


%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

original renamed addq %r10, %r8 movq %r8, (%rax) subq %r8, %r11 movq 8(%r11), %r11 movq \$100, %r8 addq %r11, %r8

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07

free regs

%x18 %x20 %x21 %x23 %x24 ...

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax %rcx	%x04
%rcx	%x09
•••	•••
%r8 %r9	%x13 %x18
%r9	%x17
%r10	%x19

 free

regs

renamed

addg %x19, %x13 \rightarrow %x18

%x18 %x20 %x21 %x23

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory subq %r8, %r11 movq $(%r11), %r11 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys}$ register map

	1 3 0 1	
%rax	%x04	
%rcx	%x09	
•••	•••	
%r8	%x13 %x18	
%r9	%x17	
%r10	%x19	

%r11

%r12

%x07

%x05

free

regs	
%x18	
%x20	
%x21	
%x23	
%x24	
•••	

4

```
renamed
        original
addg %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
                        movg %x18, (%x04) \rightarrow (memory)
movg %r8, (%rax)
suba %r8, %r11
movg 8(%r11), %r11
mova $100, %r8
addg %r11, %r8
     arch \rightarrow phys register map
%rax
       %x04
%rcx
       %x09
       %x13%x18
%r8
%r9
       %x17
                                          %x21
%r10
                                           %x23
       %x19
%r11
                                          %x24
       %x07
```

%r12

%x05

could be that %rax = 8+%r11 could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse

40

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
```

addq %r11, %r8

%x05

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20
```

 $\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

	1 3 0 1
%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07%x20

free regs

%x26

%x2:

4(

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq $(%r11), %r11 movq $(%x20), (memory) \rightarrow %x21 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys}$ register map

	. 1. 7
	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x 07%x20 %x21
%r12	%x05

free regs %x18 %x20 %x21 <u>%x23</u>

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq 8(%r11), %r11 movq $(%x20), (memory) \rightarrow %x21 movq $100, %r8 addg %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys}$ register map

	and holy regions map
%rax	%x04
%rcx	%x09
••	•••
%r8	%x13%x18%x23
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21

%x05

free regs %x18 %x20 %x21

```
original
                                                   renamed
addq %r10, %r8
                               addg %x19, %x13 \rightarrow %x18
                               movq %x18, (%x04) \rightarrow (memory)
movg %r8, (%rax)
                               subg %x18, %x07 \rightarrow %x20
suba %r8, %r11
                               movg 8(%x20), (memory) \rightarrow %x21
mova 8(%r11), %r11
mova $100, %r8
                               mova $100 \rightarrow %x23
addq %r11, %r8
                               addg %x21, %x23 \rightarrow %x24
       \operatorname{arch} \rightarrow \operatorname{nhvs} \operatorname{register} \operatorname{man}
```

dreit / phrys register map			
%rax	%x04		
%rcx	%x09		
•••	•••		
%r8	%x13%x18%x23%x24		
%r9	%x17		
%r10	%x19		
%r11	%x07%x20 %x21		
%r12	%x05		

free regs

register renaming exercise


original addq %r8, %r9 movq \$100, %r10 subq %r10, %r8 xorq %r8, %r9 andq %rax, %r9 arch \rightarrow phys

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
•••	•••

free regs

renamed

%x18 %x20 %x21 %x23 %x24 ...



instruction queue

#	instruction
1	addq %x01, %x05 → %x06
2	addq $%x02$, $%x06 \rightarrow %x07$
3	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

... ...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit ALU 1 ALU 2

instruction queue

instruction
addq %x01, %x05 \rightarrow %x06
addq %x02, %x06 \rightarrow %x07
addq %x03, %x07 → %x08
cmpq %x04, %x08 \rightarrow %x09.cc
jne %x09.cc,
addq %x01, %x08 $ ightarrow$ %x10
addq %x02, %x10 $ ightarrow$ %x11
addq %x03, %x11 \rightarrow %x12
cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1

ALU 1

ALU 2

.

instruction queue

	,
#	instruction
1	addq %x01, %x05 → %x06
2	addq $%x02$, $%x06 \rightarrow %x07$
3	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 1 ALU 2

•••

instruction queue

#	instruction
1	addq %x01, %x05 \rightarrow %x06
2	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1
ALU 1 1
ALU 2

••

instruction queue

instruction
addq %x01, %x05 → %x06
addq %x02, %x06 \rightarrow %x07
addq %x03, %x07 \rightarrow %x08
cmpq %x04, %x08 \rightarrow %x09.cc
jne %x09.cc,
addq %x01, %x08 → %x10
addq %x02, %x10 \rightarrow %x11
addq %x03, %x11 \rightarrow %x12
cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2
ALU 1	1	2
ALU 2		_

instruction queue

#	instruction
	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2		_	_

instruction queue

#	instruction
	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2		—	_

instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4
ALU 1	1	2	3	4
ALU 2		—	_	6

instruction queue

#	instruction
	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq %x04, %x08 \rightarrow %x09.cc$
5	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4
ALU 1	1	2	3	4
ALU 2	_	—	—	6

instruction queue

#	instruction
	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5
ALU 1	1	2	3	4	5
ALU 2	_	_	_	6	7

instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
≫ <	addq $%x03$, $%x11 \rightarrow %x12$
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5	6
ALU 1	1	2	3	4	5	8
ALU 2		—		6	7	

instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
	addq %x03, %x07 → %x08
4	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
≫ <	addq %x03, %x11 → %x12
9≪	cmpq $%x04$, $%x12 \rightarrow %x13.cc$

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2		_	_	6	7	_	•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7✓	addq %x02, %x10 → %x11
≫ <	addq %x03, %x11 → %x12
\sim	cmpg $%x04$, $%x12 \rightarrow %x13.cc$
9	

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending ready
•••	

execution unit	cycle# 1	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2		—		6	7			

instruction queue

#	instruction
1	mrmovq (%x04) \rightarrow %x06
2	mrmovq (%x05) \rightarrow %x07
3	addq %x01, %x02 \rightarrow %x08
4	addq %x01, %x06 \rightarrow %x09
5	addq %x01, %x07 \rightarrow %x10

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
•••	


register renaming: missing pieces

what about "hidden" inputs like %rsp, condition codes?


one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones







execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute $A \times (B \times (C \times D))$?


 3×3 cycles + any time to forward values no parallelism!

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



backup slides

static branch prediction


forward (target > PC) not taken; backward taken intuition: loops: LOOP: ... ie LOOP LOOP: ... ine SKIP LOOP imp LOOP SKIP LOOP:


exercise: static prediction


how many mispreditions for ie? for il?


```
.global foo
foo:
    xor %eax, %eax // eax <- 0</pre>
foo loop top:
    test $0x1, %edi
    je foo_loop_bottom // if (edi & 1 == 0) goto .Lskip
    add %edi, %eax
foo_loop_bottom:
    dec \%edi  // edi = edi - 1
    ig for loop top // if (edi > 0) goto for_loop_top
    ret
suppose \%edi = 3 (initially)
and using forward-not-taken, backwards-taken strategy:
```


51

















53







53




prediction to fetch stage




to fetch stage





prediction to fetch stage



to fetch stage







collisions?

two branches could have same hashed PC nothing in table tells us about this versus direct-mapped cache: had *tag bits* to tell

is it worth it?

adding tag bits makes table *much* larger and/or slower but does anything go wrong when there's a collision?

collision results

```
possibility 1: both branches usually taken no actual conflict — prediction is better(!)
```

possibility 2: both branches usually not taken no actual conflict — prediction is better(!)

possibility 3: one branch taken, one not taken performance probably worse

1-bit predictor for loops

predicts first and last iteration wrong

example: branch to beginning — but same for branch from beginning to end

everything else correct

exercise

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

exercise soln (1)

```
predicted
branch
                  outcome
mod 3
       ???
       ???
break
```

```
???
Ν
```









correct?

???



overall: 64/100





if (i % 3 == 0) goto next;

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

3

3

4

48

49

49

50

Ν

Ν

Ν

mod 3

break

mod 3 la .. a a l .

exercise soln (1)

break mod 3

break

mod 3

break

mod 3

break

mod 3

break

mod 3

break

mod 3 la .. a a l .

3

3

4

48

49

49

50

```
predicted
branch
mod 3
```

Ν

Ν

Ν

Ν


Ν


Ν


```
outcome
???
```

```
Ν
Ν
```











int i = 0;

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

correct?

???

overall: 64/100

exercise soln (1)

```
predicted
branch
                  outcome
mod 3
       ???
      ???
break
mod 3
break
        Ν
mod 3
```

Ν

Ν

Ν

Ν

Ν

break

mod 3

break

mod 3

break

mod 3

break

mod 3 la .. a a l .

3

3

4

48

49

49

50

```
N
Ν
```




correct?

???

???





overall: 64/100

int i = 0;

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

exercise soln (1) predicted branch outcome

```
mod 3: correct for i=2,5,8,...,49 (16/50)
                                 correct?
    mod 3
            ???
                                 ???
                                            break: correct for i=2,3,...,48 (48/50)
           ???
                                 ???
                                           overall: 64/100
    break
    mod 3
                                            int i = 0;
    break
            Ν
                                           while (true) {
    mod 3
            Ν
                                              if (i % 3 == 0) goto next;
3
    break
            Ν
                                            next:
            Ν
```

3 mod 3 i += 1; 4 break Ν N if (i == 50) break;

48 mod 3 Ν

49 break Ν

49 mod 3

50 break Ν

mod 3 la .. a a l .

exercise soln (1) predicted branch outcome

???

mod 3

break

mod 3

l. l .

3

4

0

```
overall: 64/100
          ???
                               ???
    break
    mod 3
                                         int i = 0;
2
    break
                                         while (true) {
    mod
                                           if (i % 3 == 0) goto next;
3
    breal
```

correct?

???

mod 3	ı	N
break	N	Ν
mod 3	Ν	Ν
break	N	Ν
mod 3	N	Т

Ν Ν N

if (i == 50) break;

next:

i += 1;

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

beyond local 1-bit predictor

can predict using more historical info

```
whether taken last several times example: taken 3 out of 4 last times \rightarrow predict taken
```

pattern of how taken recently

example: if last few are T, N, T, N, T, N; next is probably T makes two branches hashing to same entry not so bad

outcomes of last N conditional jumps ("global history") take into account conditional jumps in surrounding code example: loops with if statements will have regular patterns

predicting ret: ministack of return addresses

predicting ret — ministack in processor registers push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers


baz return address
bar return address
foo return address

(partial?) stack in CPU registers

stack in memory

4-entry return address stack

4-entry return address stack in CPU



next saved return address from call

on call: increment index, save return address in that slot

1-cycle fetch?

assumption so far:

1 cycle to fetch instruction + identify if jmp, etc.

often not really practical

especially if:

complex machine code format many pipeline stages more complex instruction cache (future idea) fetching 2+ instructions/cycle

branch target buffer

what if we can't decode LABEL from machine code for jmp LABEL or jle LABEL fast?

will happen in more complex pipelines

what if we can't decode that there's a RET, CALL, etc. fast?

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0×400	5	Jxx	0x3FFFF3	•••
0×01	1	0×401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0×400	9	RET		•••
•••	•••	•••	•••		•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

. .

0x400031: ret

65

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0×400	5	Jxx	0x3FFFF3	•••
0×01	1	0×401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

•

0x400031: ret

•••

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jхх	0x3FFFF3	•••
0x01	1	0x401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••		•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	
0	
0	•••
0	•••
•••	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

. .

0x400031: ret

65

indirect branch prediction

```
jmp *%rax or jmp *(%rax, %rcx, 8)
```


BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps good for polymophic method calls

table lookup with Hash(last few jmps) instead of Hash(this jmp)

backup slides



 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19
%x23
•••
•••

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	••

free list

%x19
%x23
•••
••

reorder buffer (ROB)

instr num.	PC	dest.	reg	done?	mispred? / except?
14	0x1233	%rbx	/ %x23		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
		•••			
31	0x129f	%rax	/ %x12		

reorder buffer contains instructions started, but not fully finished new entries created on rename


 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%×07
•••	

free list

%x19 %x23

%x23 ... reorder buffer (ROB)



place newly started instruction at end of buffer remember at least its destination register

69

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19

free list

%x19
%x23
•••
••

reorder buffer (ROB)

	instr				mispred?
remove	num.	PC	dest. reg	done?	except?
here -	→ 14	0x1233	%rbx / %x23		
on commit	15	0x1239	%rax / %x30		
	16	0x1242	%rcx / %x31		
	17	0x1244	%rcx / %x32		
	18	0x1248	%rdx / %x34		
	19	0x1249	%rax / %x38		
	20	0x1254	PC		
	21	0x1260	%rcx / %x17		
add here	31	0x129f	%rax / %x12		
-	→ 32	0x1230	%rdx / %x19		
on rename					
				•	

next renamed instruction goes in next slot, etc.


 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19
%x23
•••
••

reorder buffer (ROB)



 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19	
%x13	
•••	
••	

reorder buffer (ROB)

remove here → on commit

instr num.	PC	dest.	reg	done?	mispred? except?
14	0x1233	%rbx	/ %x24		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
31	0x129f	%rax	/ %x12		
			•		

arch \rightarrow phys. reg for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19	
%x13	
•••	

instructions marked done in reorder buffer when computed but not removed ('committed') yet

reorder buffer (ROB)

remove here on commit

	num.	PC	dest.	reg	done?	except?
►	14	0x1233	%rbx	/ %x24		
	15	0x1239	%rax	/ %x30		
	16	0x1242	%rcx	/ %x31	✓	
	17	0x1244	%rcx	/ %x32		
	18	0x1248	%rdx	/ %x34	✓	
	19	0x1249	%rax	/ %x38	✓	
	20	0x1254	PC			

0x1260 %rcx / %x17

0x129f %rax / %x12

70


 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

reorder buffer (ROB)

	phys.			remove	instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg			here →	14	0x1233	%rbx	/ %x24		
%rax	%x12	arch -	ightarrow phys reg	on commit	15	0x1239	%rax	/ %x30		
%rcx	%x17	for c	ommitted	on commit	16	0x1242	%rcx	/ %x31	√	
%rbx	%x13	arch	nhys		17	0x1244	%rcx	/ %x32		
%rdx	%x07 %x19	arcii.	phys.		18	0×1248	%rdx	/ %x34	/	
•••	•••	reg	reg		19	0×1249	%rax	/ %x38	√	
		%rax	%x30		20	0x1254	PC			
ree lis	t	%rcx	%x28		21			/ %x17		
	7	%rbx	%x23					,		
%x19	1	%rdx	%x21		31	0x129f	%rax	/ %x12		1
%x13	1	•••	•••		-	UNILEO.		, , , , , , ,		•
		_	e tracks arc	hitectural to phys	sical	registe	r ma	ар		

arch \rightarrow phys. reg for new instrs

reorder buffer (ROB)



70

arch \rightarrow phys. reg for new instrs

reorder buffer (ROB)

	phys.				instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg				14	0×1233	%rbx	/ %x24	V	-
%rax	%x12	arch -	ightarrow phys reg	remove here en committed	15	0x1239	%rax	/ %x30		
%rcx	%x17	for c	ommittedhe	en committed	16	0×1242	%rcx	/ %x31	/	
%rbx	%x13			1	17	0×1244	%rcx	/ %x32		
%rdx	%x07 %x	19 arcn.	phys.		18	0×1248	%rdx	/ %x34	/	
••	•••	reg	reg		19			/ %x38	/	
		%rax	%x30		20	0×1254	PC	,	i –	
ree lis	t	%rcx	%x28		21	0×1260		/ %x17		
	7	%rbx	%x23 %x24					,		
%x19		%rdx	%x21		31	0x129f	%rax	/ %x12		✓
%x13		•••	•••		32	0×1230		•		, ·
 %x23	wh	en next-to	-commit ir	struction is done				,		
70XZ3			•	p and free register	list					
	and	d remove i	nstr. from	reorder buffer						70

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

free list

%x19
%x13
•••
•••

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.			
reg	reg			
%rax	%x30 %x38			
%rcx	%x31 %x32			
%rbx	%x23 %x24			
%rdx	%x21 %x34			
•••	•••			

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	V	
15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	V	
17	0×1244	%rex / %x32	V	
18	0×1248	%rdx / %x34	V	
19	0×1249	%rax / %x38	V	
20	0x1254	PC	√	√
21	0×1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	√	
32	0x1230	%rdx / %x19		

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
•••	

reorder buffer (ROB)


	instr num.	PC	dest. reg	done?	mispred? / except?
	14	0x1233	%rbx / %x24	√	
	15	0v1220	%rax / %x30	/	
	10	UNILUS	7 0X30	V	
	16	0×1242	%rex / %x31 -	√	
	17	01044	%rex / %x32	/	
	17	$\Theta \times 1244$	POT CX / POX32	V	
	18	0×1248	%rdx / %x34	√	
				•	
	19	0×1249	%rax / %x38	√	
-	20	0x1254	PC	✓	✓
	21	0x1260	%rcx / %x17		
		•••			
	31	0x129f	%rax / %x12	✓	
	32	0x1230	%rdx / %x19		

free list

%x19 %x13 ...

when committing a mispredicted instruction...

this is where we undo mispredicted instructions




reorder buffer (ROB)

			`	,
instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	√	
15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	√	
17	0×1244	%rex / %x32	√	
18	0×1248	%rdx / %x34	√	
19	0×1249	%rax / %x38	V	
20	0x1254	PC PC	√	√
21	0x1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		

%x19 %x13

copy commit register map into rename register map so we can start fetching from the correct PC



better? alternatives


can take snapshots of register map on each branch don't need to reconstruct the table (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction


need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer

exceptions and OOO (one strategy)



exceptions and OOO (one strategy)




free regs for new instrs

X19	
X23	
	_

arch.	phys.	
reg	reg	
RAX	X15	
RCX	X17	
RBX	X13	
RBX	X07	

exceptions and OOO (one strategy)




new instrs added

nec reg	o Tor ne	ew instr
X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13

RBX

X07

committed in order




X19	arch.	phys.
X23	reg	reg
•••	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

a	rch.	phys.	
r	eg	reg	
R	AX	X21	

reg	reg	
RAX	X21	
RCX	X2 X32	▲.
RBX	X48	
RDX	X37	

ļ		•••	•••
	17	0x1244	RCX / X32
	18	0x1248	RDX / X34
	19	0x1249	RAX / X38

19 0x1249 RAX / X38 v
20 0x1254 R8 / X05
21 0x1260 R8 / X06



		10 11 7 11
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
	•••	


arch. phys.

X19

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37

		···	
17	0x1244	RCX / X32	V
18	0x1248	RDX / X34	
19	0x1249	RAX / X38	√
20	0x1254	R8 / X05	
21	0x1260	R8 / X06	


num.



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37

nstr านm.	PC	dest. reg	done?	except?
17	0 1 2 4 4	RCX / X32	/	
		- /	v	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		70



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
	1	1

ai Cii.	pilys.
reg	reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34

arch phys

instr num.	PC	dest. reg	done?	except?
				
17	0×1244	RCX / X32	√	
18	0x1248	RDX·/·X34·····	√ ·····	
19	0x1249	RAX-/-X38	√ ·····	
20	0x1254	R8 / X05	✓	√
21	0x1260	R8 / X06		=0

RBX

RDX

X48

X37 X34

20

21

0×1254R8 / X05


0x1260R8 / X06


RBX

RBX


X48

X34





RCX X32 RCX X2 X32 0×1249 RAX / X38 RBX X48 RBX X48 20 0×1254R8 / X05 X37 X34 RBX X34 RDX 0x1260R8 / X06 21



•		
X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07


arch.	value	
reg		
RAX	0x12343	
RCX	0x234543	
RBX	0x56782	

0xF83A4

RDX

num.		dest. reg	done?	
				
17	0×1244	RCX / X32	√	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	
21	0x1260	R8 / X06		

except?



	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

ai Cii.	pilys.
reg	reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34

	instr num.	PC	dest. reg	done?	except
¥			•••		
·	17	0×1244	RCX / X32	√	
	18	0x1248	RDX / X34	√	
	19	0x1249	RAX / X38	√	
	20	0x1254	R8 / X05	√	✓
	21	0x1260	R8 / X06		70

handling memory accesses?


one idea:


list of done + uncommitted loads+stores


execute load early + double-check on commit have data cache watch for changes to addresses on list if changed, treat like branch misprediction


loads check list of stores so you read back own values actually finish store on commit maybe treat like branch misprediction if conflict?


the open-source BROOM pipeline














better data-flow



better data-flow



better data-flow



beyond 1-bit predictor

devote more space to storing history

main goal: rare exceptions don't immediately change prediction

example: branch taken 99% of the time

1-bit predictor: wrong about 2% of the time


1% when branch not taken


1% of taken branches right after branch not taken

new predictor: wrong about 1% of the time


1% when branch not taken

2-bit saturating counter






2-bit saturating counter



value increases to 'strongest' taken value

2-bit saturating counter



branch almost always taken, then not taken once: still predicted as taken

example

	0x40041B	movq \$4,%rax
.	0x400423	• • •
-	0x400429	decq %rax
<u>;.</u> .	0x40042A	jz 0x400423
	0x40042B	• • •

iter.	table	prediction	outcome	table
	before			after
1	01	not taken	taken	10
2	10	taken	taken	11
3	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11
2	11	taken	taken	11
3	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11
			•••	

generalizing saturating counters

2-bit counter: ignore one exception to taken/not taken

3-bit counter: ignore more exceptions

 $000 \leftrightarrow 001 \leftrightarrow 010 \leftrightarrow 011 \leftrightarrow 100 \leftrightarrow 101 \leftrightarrow 110 \leftrightarrow 111$

000-011: not taken

100-111: taken

exercise

```
use 2-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

exercise soln (1) outcome

10 (T)

00 (N)

01 (N)

00 (N)

00 (N)

00 (N)

00 (N)

00 (N)

01 (N)

00 (N)

00 (N)

 $\Omega_1 (NI)$

```
predicted
branch
mod 3
        01 (N)
break
        01 (N)
```

mod 3

break

mod 3

L

2

3

3

4

48

49

49

50

0

```
N
```

Ν

N


N

Ν

correct?

(33/50)

(49/50)



break: correct for i=2,3,...,48


mod 3: correct for i=1,2,4,5,7,8,...,49


mod 3: ends up always predicting not ta


84


branch patterns


```
i = 4;
do {
     i = 1;
} while (i != 0);
typical pattern for jump to top of do-while above:
TTTN TTTN TTTN TTTN...(T = taken, N = not taken)
goal: take advantage of recent pattern to make predictions
just saw 'NTTTNT'? predict T next
'TNTTTN'? predict T: 'TTNTTT'? predict N next
```
















recent pattern to prediction?


just saw TTTTTT: predict T


easy cases:


```
iust saw NNNNNN: predict N
just saw TNTNTN: predict T
hard cases:
    predict T? loop with many iterations
    (NTTTTTTTNTTTTTTTTTT...)
    predict T? if statement mostly taken
      TTTNTTNTTTTTTTTTNTTTT...)
```





























local patterns and collisions (1)

```
i = 10000;
do {
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 1
    ...
} while (i— != 0); // BRANCH 2
```

what if branch 1 and branch 2 hash to same table entry?

local patterns and collisions (1)

```
i = 10000;
do {
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 1
} while (i— != 0); // BRANCH 2
what if branch 1 and branch 2 hash to same table entry?
pattern: TNTNTNTNTNTNTNTNT...
actually no problem to predict!
```

local patterns and collisions (2)

```
i = 10000;
do {
    if (i % 2 == 0) goto skip; // BRANCH 1
    ...
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 2
skip: ...
} while (i— != 0); // BRANCH 3
```

what if branch 1 and branch 2 and branch 3 hash to same table entry?

local patterns and collisions (2)

```
i = 10000;
do {
    if (i % 2 == 0) goto skip; // BRANCH 1
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 2
skip: ...
} while (i— != 0); // BRANCH 3
what if branch 1 and branch 2 and branch 3 hash to same table
entry?
pattern: TTNNTTNNTTNNTTNNTT
also no problem to predict!
```

local patterns and collisions (3)

```
i = 10000;
do {
    if (A) goto one // BRANCH 1
one:
    if (B) goto two // BRANCH 2
two:
    if (A or B) goto three // BRANCH 3
    if (A and B) goto three // BRANCH 4
three:
    ... // changes A, B
} while (i— != 0);
what if branch 1-4 hash to same table entry?
```


global history predictor: idea

one predictor idea: ignore the PC

just record taken/not-taken pattern for all branches


lookup in big table like for local patterns

global history predictor (1)



outcome

global history predictor (1)



if (p == NULL) goto error;

skip:

1/mod 2

1/error

1/loop

TTTT

TTTN

TNNT

TTTT

TTTN

TTNN

INNTT

NTTT 10 TNNN 01 **TNNT** 10 TNTN 11

counter

00

00

pat

NNNN

NNNT

93

outcome

from

commit(?)

TTTN 10 prediction $\mathsf{T}\mathsf{T}\mathsf{T}\mathsf{T}$ 11 history history counter counter to fetch stage predict outcome before after before after TTTT

not taken

not taken


taken

} while (i— != 0); iter./ branch 0/mod 2 NTTT 11 10 taken taken 0/loop TTTT taken

correlating predictor

global history and local info good together


one idea: combine history register + PC ("gshare")



mixing predictors

different predictors good at different times

one idea: have two predictors, + predictor to predict which is right predictor for



95

loop count predictors (1)

```
for (int i = 0; i < 64; ++i)
...
can we predict this perfectly with predictors we've seen
yes — local or global history with 64 entries</pre>
```

but this is very important — more efficient way?

loop count predictors (2)

loop count predictor idea: look for NNNNNNT+repeat (or TTTTTTN+repeat)

track for each possible loop branch:

how many repeated Ns (or Ts) so far how many repeated Ns (or Ts) last time before one T (or N) something to indicate this pattern is useful?


known to be used on Intel

benchmark results

```
from 1993 paper
(not representative of modern workloads?)
rate for conditional branches on benchmark
variable table sizes
```


2-bit ctr + local history

from McFarling, "Combining Branch Predictors" (1993)




2-bit (bimodal) + local + global hist

from McFarling, "Combining Branch Predictors" (1993)



global + hash(global+PC) (gshare/gselect)

from McFarling, "Combining Branch Predictors" (1993)



real BP?

details of modern CPU's branch predictors often not public

Google Project Zero blog post with reverse engineered details

```
https:
//googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html
for RE'd BTB size:
```

reverse engineering Haswell BPs

branch target buffer

```
4-way, 4096 entries ignores bottom 4 bits of PC? hashes PC to index by shifting + XOR seems to store 32 bit offset from PC (not all 48+ bits of virtual addr)
```

indirect branch predictor

like the global history + PC predictor we showed, but... uses history of recent branch addresses instead of taken/not taken keeps some info about last 29 branches

what about conditional branches??? loops???

couldn't find a reasonable source