

simple CPU




running instructions




0x100: addq %r8, %r9 0x108: movq 0x1234(%r10), %r11 %r8: 0x800 %r9: 0x900 %r10: 0x1000 %r11: 0x1100

running instructions




0x100: addq %r8, %r9 0x108: movq 0x1234(%r10), %r11 %r8: 0x800 %r9: 0x1100 %r10: 0x1000 %r11: 0x1100

running instructions




0x100: addq %r8, %r9 0x108: movq 0x1234(%r10), %r11 %r8: 0x800 %r9: 0x1100 %r10: 0x1000 %r11: M[0x2234] ...


Human pipeline: laundry




Human pipeline: laundry




Waste (1)




Waste (1)




Waste (2)




Latency — Time for One




Latency — Time for One




Latency — Time for One



Throughput — Rate of Many




Throughput — Rate of Many




$$\frac{1~\text{load}}{0.83\text{h}} = 1.2~\text{loads/h}$$

Throughput — Rate of Many




$$\frac{1 \text{ load}}{0.83 \text{h}} = 1.2 \text{ loads/h}$$

adding stages (one way)





divide running instruction into steps one way: fetch / decode / execute / memory / writeback


adding stages (one way)





add 'pipeline registers' to hold values from instruction














why registers?

example: fetch/decode

need to store current instruction somewhere ...while fetching next one

exercise: throughput/latency (1)

```
      cycle # 0 1 2 3 4 5 6 7 8

      0x100: add %r8, %r9
      F D E M W

      0x108: mov 0x1234(%r10), %r11
      F D E M W

      0x110: ...
      ...
```

suppose cycle time is 500 ps

exercise: latency of one instruction?

A. 100 ps $\,$ B. 500 ps $\,$ C. 2000 ps $\,$ D. 2500 ps $\,$ E. something else

exercise: throughput/latency (1)

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      0x100: add %r8, %r9
      F
      D
      E
      M
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
```

suppose cycle time is 500 ps

exercise: latency of one instruction?


A. 100 ps B. 500 ps C. 2000 ps D. 2500 ps E. something else

+ 01/050

exercise: throughput overall?

A. 1 instr/100 ps B. 1 instr/500 ps C. 1 instr/2000ps D. 1 instr/2500 ps E. something else


exercise: throughput/latency (2)





from 500 ps to 250 ps — throughput?


A. 1 instr/100 ps B. 1 instr/250 ps C. 1 instr/1000ps D. 1 instr/5000 ps


E. something else















diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?

Probably not...




17

diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?

Probably not...




17

diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?

Probably not...



17

a data hazard

```
// initially %r8 = 800,


// %r9 = 900, etc.

addq %r8, %r9 // R8 + R9 -> R9

addq %r9, %r8 // R9 + R8 -> R9

addq ...

addq ...
```



	fetch	fetc	h/decode	de	code/exe	cute	execute/	execute/memory		writeback
cycle	PC	rA	rB	R[rB]	R[rB]	rB	sum	rB	sum	rB
0	0×0		•		•	•		•		
1	0x2	8	9							
2		9	8	800	900	9				
3			•	900	800	8	1700	9		
4							1700	8	1700	9
5									1700	8

a data hazard

```
// initially %r8 = 800,


// %r9 = 900, etc.

addq %r8, %r9 // R8 + R9 -> R9

addq %r9, %r8 // R9 + R8 -> R9

addq ...

addq ...
```



	fetch	fetch/	decode	ded	code/exe	cute	execute/	execute/memory		vriteback
cycle	PC	rA	rB	R[rB]	R[rB]	rB	sum	rB	sum	rB
Θ	0×0				•		•			
1	0x2	8	9							
2		9	8	800	900	9				
3				900	800	8	1700	9		
4							1700	8	1700	9
5			shou	ld be	1700)			1700	8

data hazard

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```

step#	pipeline implementation	ISA specification
1	read r8, r9 for (1)	read r8, r9 for (1)
2	read r9, r8 for (2)	write r9 for (1)
3	write r9 for (1)	read r9, r8 for (2)
4	write r8 for (2)	write r8 ror (2)

pipeline reads older value...

instead of value ISA says was just written

data hazard compiler solution

```
addq %r8, %r9
nop
nop
addq %r9, %r8
one solution: change the ISA
     all addgs take effect three instructions later
     (assuming can read register value while it is being written back)
make it compiler's job
problem: recompile everytime processor changes?
```

data hazard compiler solution


```
addq %r8, %r9
nop
nop
addq %r9, %r8
one solution: change the ISA
     all addgs take effect three instructions later
     (assuming can read register value while it is being written back)
make it compiler's job
problem: recompile everytime processor changes?
```

stalling/nop pipeline diagram (1)

```
add %r8, %r9
nop
nop
addq %r9, %r8
```




stalling/nop pipeline diagram (1)




not actually way register file worked in single-cycle CPU (e.g. can read old %r9 while writing new %r9)

stalling/nop pipeline diagram (2)



stalling/nop pipeline diagram (2)



if we didn't modify the register file, we'd need an extra cycle

data hazard hardware solution


```
addq %r8, %r9
// hardware inserts: nop
// hardware inserts: nop
adda %r9, %r8
how about hardware add nops?
called stalling
extra logic:
    sometimes don't change PC
    sometimes put do-nothing values in pipeline registers
```

opportunity


```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: addq %r9, %r8
```

	fetch	fetch/	decode	dec	ode/exe	cute	execute/	memory	memory/v	vriteback
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
Θ	0×0				•					
1	0x2	8	9							
2		9	8	800	900	9		7		
3				900	800	8	1700	9		
4			, '		1700		1700	8	1700	9
5			shou	ld be	1100				1700	8

exploiting the opportunity



exploiting the opportunity




opportunity 2

```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: nop
0x3: addq %r9, %r8
```

	fetch	fetch/	decode	dec	ode/exed	cute	execute/	execute/memory		vriteback
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
Θ	0×0									
1	0×2	8	9							
2	0x3			800	900	9				
3		9	8				1700	9		,
4				900	800	8			1700	9
5			, '		1700		1700	9		
6		shoul			d be 1700				1700	9

exploiting the opportunity



exercise: forwarding paths cycle # 0 1 2 3 4 5 6 7 8 addg %r8, %r9 FDEMW FDEMW subg %r8, %r10 xorq %r8, %r9 FDEMW andg %r9, %r8 FDEMW in subg, %r8 is _____ addg. in xorq, %r9 is _____ addq. in andg, %r9 is _____ addg. in and q, %r9 is _____ xorq. A: not forwarded from


B-D: forwarded to decode from {execute,memory,writeback} stage of

unsolved problem

combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

unsolved problem



combine stalling and forwarding to resolve hazard


assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

solveable problem

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8


      movq 0(%rax), %rbx
      F
      D
      E
      M
      W
      W
      B
      B
      B
      W
      W
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
      B
```

why can't we...



clock cycle needs to be long enough to go through data cache AND to go through math circuits! (which we were trying to avoid by putting them in separate stages)

why can't we...



clock cycle needs to be long enough to go through data cache AND to go through math circuits! (which we were trying to avoid by putting them in separate stages)

hazards versus dependencies

dependency — X needs result of instruction Y?

has potential for being messed up by pipeline
(since part of X may run before Y finishes)

hazard — will it not work in some pipeline?

before extra work is done to "resolve" hazards

multiple kinds: so far, data hazards

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx %r10
addq %rbx, %r10
```

```
addq %rax, %rbx

subq %rax, %rcx

movq $100, %rcx

addq %rcx, %r10

addq %rbx, %r10
```

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

addq/andq is hazard with 5-stage pipeline addq/andq is **not** a hazard with 4-stage pipeline

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

split execute into two stages: F/D/E1/E2/M/W

result only available near end of second execute stage

where does forwarding, stalls occur?

cycle #	0	1	2	3	4	5	6	7	8
(1) addq %rcx, %r9	F	D	E1	E2	М	W			
(2) addq %r9, %rbx									
(3) addq %rax, %r9									
(4) movq %r9, (%rbx)									
(5) movq %rcx, %r9									

split execute into two stages: F/D/E1/E2/M/W

<pre>cycle # addq %rcx, %r9 addq %r9, %rbx</pre>	0 F		3 E2		6	7	8	
addq %rax, %r9								
movq %r9, (%rbx)								

split execute into two sta	ages	: F	/D/	E1/	E2/	M/\	V		
cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9	F		1						
addq %r9, %rbx		F	D *	E1	E2	М	W		
addq %rax, %r r9 not	avai	lable	e ye	t —	can	't fo	orwa	rd h	ere
so try s									
movq %r9, (%rbx)	:		:	F	D	E1	E2	М	W

split execute into two stages: F/D/E1/E2/M/W *cycle* # 0 1 2 3 4 5 6 7 8 addg %rcx, %r9 F D E1 E2 M W F D E1 E2 M W addg %r9, %rbx F D D E1 E2 M W addq %r9, %rbx addq %rax, %r after stalling once, now we can forward addq %rax, %r9 E1 E2 M W movg %r9, (%rbx) F D F1 F2 M W movg %r9, (%rbx) F D E1 E2 M W

split execute into two stages: F/D/E1/E2/M/W

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9	F	D	E1	E2	М	W				
addq %r9, %rbx					:	M				
addq %r9, %rbx		F	D	D	E1	E2	М	W		
addq %rax, %r9			F	D	Ε1	E2	М	W		
addq %rax, %r9			F	F	D'	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	M	\mathbb{W}	
<pre>movq %r9, (%rbx)</pre>					F	D	E1	E2	M	W

split execute into two stages: F/D/E1/E2/M/W

	_	,	,	,	,	,					
cycle #	0	1	2	3	4	5	6	7	8		
addq %rcx, %r9	F	D	E1	E2	М	W					
addq %r9, %rbx		F	D	Ε1	E2	M	W				
addq %r9, %rbx		F	D	D	E1	E2	М	W			
addq %rax, %r9			F	D	Ε1	E2	M	W			
addq %rax, %r9			F	F	D'	E1	E2	М	W		
movq %r9, (%rbx)				F	D	E1	E2	М	W		
movq %r9, (%rbx)					F	D	E1	E2	М	W	
movq %rcx, %r9	,					F	D	E1	E2	М	W

control hazard

0x00: cmpq %r8, %r9

0x08: je 0xFFFF

0x10: addq %r10, %r11

	fetch	$fetch \!\! o \!\!$	decode	lecode-	\rightarrow execute	e×ecute→writel	execu	te→writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
0	0×0								
1	0×8	8	9						
2	???			800	900				
3	???					less than			

control hazard

```
0x00: cmpq %r8, %r9
```

0x08: je 0xFFFF

0x10: addq %r10, %r11

	fetch	$fetch \!\! o \!\!$	decode	decode-	\rightarrow execut	e×ecute→writel	execu	te→writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
0	0×0								
1	9x8	9	9						
2	???			800	900				
3	???					less than			

0xFFFF if R[8] = R[9]; 0x10 otherwise

```
cmpg %r8, %r9
       ine LABEL
                    // not taken
       xora %r10, %r11
       movg %r11, 0(%r12)
                              cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                              М
ine LABEL
                                              Ε
                                            D
(do nothing)
                                                    М
                                              D
(do nothing)
                                                    Ε
xorg %r10, %r11
                                                       E
                                                    D
                                                          M
movq %r11, 0(%r12)
•••
```

```
cmpg %r8, %r9
       ine LABEL
                    // not taken
       xora %r10, %r11
       movg %r11, 0(%r12)
                              cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                          compare sets flags
ine LABEL
                                               Ε
                                                    W
(do nothing)
                                                    М
                                               D
(do nothing)
                                                    Ε
xorg %r10, %r11
                                                    D
                                                          M
movg %r11, 0(%r12)
•••
```

```
cmpg %r8, %r9
       ine LABEL
                   // not taken
       xora %r10, %r11
       mova %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                       DE
ine LABEL
           compute if jump goes to LABED
(do nothing)
                                                Е
                                                  М
(do nothing)
                                                  Ε
xorg %r10, %r11
                                                  D
                                                        M
movg %r11, 0(%r12)
•••
```

•••

```
cmpg %r8, %r9
       ine LABEL
                    // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                              cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                              М
ine LABEL
(do nothing)
                                                    М
(do nothing)
                                                    Ε
xorg %r10, %r11
                              use computed result | F
                                                         M
movg %r11, 0(%r12)
```

making guesses

```
cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)
...
```

```
LABEL: addq %r8, %r9 imul %r13, %r14
```

speculate (guess): jne won't go to LABEL

right: 2 cycles faster!; wrong: undo guess before too late

jXX: speculating right (1)

```
cmpg %r8, %r9
        ine LABEL
        xorq %r10, %r11
        movg %r11, 0(%r12)
        . . .
LABEL: addg %r8, %r9
        imul %r13, %r14
```

```
cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)
```

cycle # 0 1 2 3 4 5 6 7 8

F D E M W

F D E M W

F D E M W

F D E M W

•••

jXX: speculating wrong

```
cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
ine LABEL
                            D
xorq %r10, %r11
                            F
(inserted nop)
movg %r11, 0(%r12)
                              F
(inserted nop)
                                   F
LABEL: addg %r8, %r9
                                        М
                                   D
imul %r13, %r14
```

••

jXX: speculating wrong

```
cycle # 0 1 2 3 4 5 6 7 8
cmpg %r8, %r9
ine LABEL
                          F
                             D
xorq %r10, %r11
                                  instruction "squashed"
(inserted nop)
movg %r11, 0(%r12)
                                  instruction "squashed"
(inserted nop)
                                     F
LABEL: addg %r8, %r9
                                        Е
                                          М
                                     D
imul %r13, %r14
```

"squashed" instructions

on misprediction need to undo partially executed instructions

mostly: remove from pipeline registers

more complicated pipelines: replace written values in cache/registers/etc.

performance

hypothetical instruction mix

kind	portion	cycles (predict not-taken)	cycles
taken jXX	3%	3	3
non-taken jXX	5%	1	3
others	92%	1*	1*

performance

hypothetical instruction mix

kind	portion	cycles (predict not-taken)	cycles (stall)
taken jXX	3%	3	3
non-taken jXX	5%	1	3
others	92%	1*	1*

predict:
$$3 \times .03 + 1 \times .05 + 1 \times .92 = \frac{1.06}{1.06} \frac{\text{cycles/instr.}}{\text{stall:}}$$
 stall: $3 \times .03 + 3 \times .05 + 1 \times .92 = \frac{1.16}{1.09} \frac{\text{cylces/instr.}}{\text{cylces/instr.}} (1.19 \div 1.09) \approx 1.09 \times \text{faster}$

backup slides

exercise: forwarding paths (2)

cycle # 0 1 2 3 4 5 6 7 8 addq %r8, %r9

subq %r8, %r9
ret (goes to andq)
andq %r10, %r9

in subq, %r8 is _____ addq. in subq, %r9 is ____ addq.

in andq, %r9 is _____ subq. in andq, %r9 is _____ addq.

A: not forwarded from

B-D: forwarded to decode from {execute memory writeback} stage of

46