


the place of cache (1)



memory hierarchy goals

```
performance of the fastest (smallest) memory
hide 100x latency difference? 99+% hit (= value found in cache) rate
capacity of the largest (slowest) memory
```

memory hierarchy assumptions

temporal locality

"if a value is accessed now, it will be accessed again soon" caches should keep recently accessed values


spatial locality

"if a value is accessed now, adjacent values will be accessed soon" caches should store adjacent values at the same time

natural properties of programs — think about loops

locality examples


```
double computeMean(int length, double *values) {
    double total = 0.0;
    for (int i = 0; i < length; ++i) {</pre>
        total += values[i];
    return total / length;
temporal locality: machine code of the loop
spatial locality: machine code of most consecutive instructions
temporal locality: total, i, length accessed repeatedly
spatial locality: values[i+1] accessed after values[i]
```



hierarchy and instruction/data caches

typically separate data and instruction caches for L1

(almost) never going to read instructions as data or vice-versa avoids instructions evicting data and vice-versa can optimize instruction cache for different access pattern easier to build fast caches: that handles less accesses at a time



8


decision: divide memory into two-byte blocks put exactly one of these blocks in the cache

Cache

value

00 00


Memory




read byte at 01011?

Cache	Memory	
value	addresses	bytes
00 00	00000-00001	00 11
	00010-00011	22 33
	00100-00101	55 55
	00110-00111	66 77
	01000-01001	88 99
	01010-01011	AA BB
	01100-01101	CC DD
	01110-01111	EE FF
	10000-10001	F0 F1


8



read byte at 01011? invalid, fetch



read byte at 01011?




8

	Cache Memo		Memory	,		
valid	tag	value	address	ses	byt	es
1	0101	AA BB	00000-	-00001	00	11
			00010-	-00011	22	33
			00100-	-00101	55	55
			00110-	-00111	66	77
			01000-	-01001	88	99
			01010-	-01011	AA	ВВ
			01100-	-01101	CC	DD
			01110-	-01111	EE	FF
			10000-	-10001	F0	F1


Cache	Memory
valid tag value	addresses bytes
1 0101 AA BB	00000 - 00001 00 11
	00010-00011 22 33
	00100-00101 55 55
	00110-00111 66 77
	01000-01001 88 99
	01010-01011 AA BB
	01100-01101 CC DD
	01110-01111 EE FF
	10000-10001 F0 F1

Cache	Memory
valid tag value	addresses bytes
1 0101 AA BB	00000 - 00001 00 11
	00010-00011 22 33
	00100-00101 55 55
	00110-00111 66 77
	01000-01001 88 99
	01010-01011 AA BB
	01100-01101 CC DD
	01110-01111 EE FF
	10000-10001 F0 F1



Ĉ


read byte at 01011?



Ö


read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?




Ç

read byte at 01011? invalid, fetch



Ĉ

read byte at 01011? invalid, fetch



Ç

read byte at 01011? invalid, fetch

Cache					
index	valid	tag	value		
00	0	00	00 00		
01	1	01	AA BB		
10	0	00	00 00		
11	0	00	00 00		

cache block: 2 bytes direct-mapped

Memory

addresses bytes	
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	FO F1
•••	***

terminology

```
row = set
```

preview: change how much is in a row

address 001111 (stores value 0xFF)

cache tag index offset

- 2 byte blocks, 4 sets
- 2 byte blocks, 8 sets
- 4 byte blocks, 2 sets

0	la	LIL	-1	4	4-
7	byte	blo	CKS	4	sets

= by to bit one, = ooto				
index	valid	tag	value	
00	1	000	00 11	
01	1	001	AA BB	
10	0			
11	1	001	EE FF	

4 byte blocks, 2 sets


maex	valid	tag	value
0	1	000	00 11 22 33
1	1	001	CC DD EE FF

2 byte blocks. 8 sets

Z byte blocks, 6 sets				
index valid tag value				
000	1	00	00 11	
001	1	01	F1 F2	
010	0			
011	0			
100	0			
101	1	00	AA BB	
110	0			
111	1	00	EE FF	

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets			1
2 byte blocks, 8 sets			1
4 byte blocks, 2 sets			



address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets			1
2 byte blocks, 8 sets			1
4 byte blocks, 2 sets			11

2 b	yte bl	ocks, 4	sets	2 k	yte bl	locks, 8	sets
index	valid	tag	value	index	valid	tag	valu
00	1	000	00 11	000	1	00	00 1
01	1	001	AA BB	001	1	01	F1 F
10	0	1	2^2 byte	s in block	0		
11	1	4 —	Z byte	S III DIOCK	0		
	1 by	. 2 bi	ts to sa	y which byte	0		
index	valid			и́е	1	00	AA B
niuex	vallu	tag	Va)	110	0		

00 11 22 33

CC DD EE FF

111

000

0.01

,	10 B.00.10, 0 0000					
valid	tag	value				
1	00	00 11				
1	01	F1 F2				
Θ						
Θ						
0						
1	00	AA BB				
Θ						
1	00	EE FF				

address 001111 (stores value 0xFF)


cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets			1
4 byte blocks, 2 sets		1	11

2 byte blocks, 4 sets				2 byte blocks, 8 sets			
index	valid	tag	value	index	valid	tag	value
00	1	000	00 11	000	1	00	00 11
01	1	001	AA BB	$2^2 = 4 \text{ sets}$			F1 F2
10	0						
11	1	001	EE FF	2 bits to	inde	x set	
4 byte blocks, 2 sets				100	0		
				101	1	00	AA BB
index	valid	tag	value	110	0		
0	1	000	00 11 22 33				
1	1	001	CC DD EE FF	111	1	00	EE FF

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets		111	1
4 byte blocks, 2 sets		1	11



Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets		111	1
4 byte blocks, 2 sets		1	11

2 byte blocks, 4 sets			
index	valid	tag	value
00	1	000	00 11
01	1	001	AA BB
10	0		
11	1	001	EE FF
	$\frac{1}{4}$ by	te bloc	ks, 2 sets

index

1	001	EE FF	$01 \ 01 \ 0 \+-$	_
4 by	te bloc	ks, 2 sets	$\frac{1}{10}$ $2^1=2$ sets	-
valid		value	¹ ⁄⁄⁄ 1 bit to index set [□]	В
valiu	tag	value		
1	000	00 11 22 33	110 0	_
	000	00 11 22 33	111 1 00 FF F	_
1	001	CC DD EE FF		<u> </u>
	002	00 00 22 11		

index

2 byte blocks, 8 sets

tag

value

valid

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	001	11	1
2 byte blocks, 8 sets	00	111	1
4 byte blocks, 2 sets	001	1	11

value

00	1	000	00 11
01	1	001	AA BB
10	0	-	-
11	1	001	EE FF

4 byte blocks, 2 sets

ınaex	
0	
1	ſ

valid

1	000	00 11 22 33
1	001	CC DD EE FF

O but a blacks O sata

2 b	yte bi	ocks, 8	sets
index	valid	tag	value
000	1	00	00 11
001	1	01	F1 F2
010	0		
011	0		
100	0		
101	1	00	AA BB
110	0		
111	1	00	EE FF

cache size

cache size = amount of data in cache not included metadata (tags, valid bits, etc.)

Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets s (set) index bits $B=2^b$ block size s (block) offset bits s memory addreses bits s tag bits

 $C = B \times S$ cache size (if direct-mapped)

Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets s (set) index bits $B=2^b$ block size s (block) offset bits s memory addreses bits s tag bits s cache size (if direct-mapped)

TIO: exercise

64-byte blocks, 128 set cache

```
stores 64 \times 128 = 8192 bytes (of data)
```

if addresses 32-bits, then how many tag/index/offset bits?

which bytes are stored in the same block as byte from 0x1037?

- A. byte from 0x1011
- B. byte from 0x1021
- C. byte from 0x1035
- D. byte from 0x1041

 $2 \ {\rm byte} \ {\rm blocks}, \ 4 \ {\rm sets}$

address (hex)	result	index	valid	tag	value
00000000 (00)		00	0		
00000001 (01)		00			
01100011 (63)		01	0		
01100001 (61)		01			
01100010 (62)		10	0		
00000000 (00)		10			
01100100 (64)		11	0		
	_	11			

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

index	valid	tag	value
00	0		Value
01	0		
10	0		
11	0		

$$B = 2 = 2^b$$
 byte block size $b = 1$ (block) offset bits $S = 4 = 2^s$ sets $s = 2$ (set) index bits

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

ad	dres	s (he	ex)	result
00	000	000	(00)	
00	000	001	(01)	
01	100	011	(63)	
01	100	001	(61)	
01	100	010	(62)	
00	000	000	(00)	
01	100	100	(64)	
ag	ind	dex c	offset	•

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

•				
index	valid	tag	value	
00	0			
01	0			
10	0			
11	0			

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

ad	dres	s (he	ex)	result
00	000	000	(00)	miss
00	000	001	(01)	
01	100	011	(63)	
01	100	001	(61)	
01	100	010	(62)	
00	000	000	(00)	
01	100	100	(64)	
ag	ind	dex c	offset	_

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets

s=2 (set) index bits

	2 2) 00 2.00.00, 1 0000				
index	valid	tag	value		
00	1	00000	mem[0x00]		
00		00000	mem[0x01]		
01	0				
-					
10	0				
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

00000 <mark>00</mark> (00)	micc
	miss
00000001 (01)	hit
0110001 <mark>1</mark> (63)	
0110000 <mark>1</mark> (61)	
0110001 <mark>0</mark> (62)	
00000 <mark>00</mark> (00)	
0110010 <mark>0</mark> (64)	

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 by to blocks, 1 sets				
index	valid	tag	value	
00	1	00000	mem[0x00]	
00		00000	mem[0x01]	
01	0			
10	0			
11	0			

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

addres	s (hex)	result
00000	000 (0	0) miss
00000	001 (0	1) hit
01100	011 (6	3) <mark>miss</mark>
01100	001 (6	1)
01100	010 (6	2)
00000	000 (0	0)
01100	100 (6	4)

 $B=2=2^b$ byte block size

$$b=1$$
 (block) offset bits

$$S=4=2^s$$
 sets

$$s=2$$
 (set) index bits

	J				
index	valid	tag	value		
00	1	00000	mem[0x00]		
00		0000	mem[0x01]		
01	1	01100	mem[0x62]		
01		01100	mem[0x63]		
10	0				
10					
11	0				

$$m = 8$$
 bit addresses

$$t = m - (s + b) = 5$$
tag bits

addr	ess	(he	ex)	result
0000	0000	00	(00)	miss
0000	000	91	(01)	hit
0110	0001	11	(63)	miss
0110	0000	91	(61)	miss
0110	0001	10	(62)	
0000	0000	00	(00)	
0110	0010	00	(64)	
ag i	nde	X C	ffset	_

tag index orrset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

2 byte blocks, 4 sets				
index	valid	tag	value	
00	1	01100	mem[0x60]	
00		01100	mem[0x61]	
01	1	01100	mem[0x62]	
01		01100	mem[0x63]	
10	0			
11	0			

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

	result
(00)	miss
(01)	hit
(63)	miss
(61)	miss
(62)	hit
(00)	
(64)	
֡	(01) (63) (61) (62) (00)

 $B=2=2^b$ byte block size

$$b = 1$$
 (block) offset bits $S = 4 = 2^s$ sets

$$s = 4 = 2$$
 sets $s = 2$ (set) index bits

		,	1 0000
index	valid	tag	value
00	1	01100	mem[0x60]
00		01100	mem[0x61]
01	1	01100	mem[0x62]
01		01100	mem[0x63]
10	0		
10			
11	0		

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

address	(hex)	result
000000	00 (00) miss
000000	01 (01) hit
011000	11 (63) miss
011000	01 (61) miss
011000	LO (62) hit
000000	00 (00) miss
0110010	00 (64)

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

	,	,	1 0000
index	valid	tag	value
00	1	00000	mem[0x00]
00		0000	mem[0x01]
01	1	01100	mem[0x62]
O1		01100	mem[0x63]
10	0		
10			
11	0		

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
01100010 (62)	hit
00000000 (00)	miss
0110010 <mark>0</mark> (64)	miss

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

	2 by c	e biocks,	1 3013
index	valid	tag	value
00	1	00000	mem[0x00]
00		0000	mem[0x01]
01	1	01100	mem[0x62]
01		01100	mem[0x63]
10	1	01100	mem[0x64]
10		01100	mem[0x65]
11	0		

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
0110001 <mark>0</mark> (62)	hit
00000000 (00)	miss
0110010 <mark>0</mark> (64)	miss

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

	_ ~ ;	,	1 0000
index	valid	tag	value
00	1	00000	mem[0x00]
00		00000	mem[0x01]
01	1	01100	mem[0x62]
01		01100	mem[0x63]
10	1	01100	mem[0x64]
10		01100	mem[0x65]
11	0		
11			

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

miss hit miss
micc
111155
miss
hit
miss
miss

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

 $2 \ {\rm byte} \ {\rm blocks}, \ 4 \ {\rm sets}$

	2 by c	e biocks,	1 3003
index	valid	tag	value
00	1	00000	mem[0x00]
00		00000	mem[0x01]
01	1	01100	mem[0x62]
01		01100	mem[0x63]
10	1	01100	mem[0x64]
∰ mi	ss cai	used by	conflict ⁶⁵]
	_		
11	0		

$$\begin{array}{l} m=8 \text{ bit addresses} \\ t=m-(s+b)=5 \text{ tag bits} \end{array}$$

address (hex) result
000000000 (00)
00000001 (01)
01100011 (63)
01100001 (61)
01100010 (62)
00000000 (00)
01100100 (64)

		,	,
index	valid	tag	value
00			
01			
10			
11			

4 byte blocks, 4 sets

				,	,
address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)		00			
01100011 (63)		01			
01100001 (61)		01			
01100010 (62)		10			
00000000 (00)		10			
01100100 (64)		11			
		11			

how is the 8-bit address 61 (01100001) split up into tag/index/offset? b block offset bits; $B=2^b$ byte block size; s set index bits; $S=2^s$ sets ;

t = m - (s + b) tag bits (leftov

address (hex) result
000000000 (00)
00000001 (01)
01100011 (63)
01100001 (61)
01100010 (62)
00000000 (00)
01100100 (64)

$B=4=2^b$ byte block size
b=2 (block) offset bits
$S=4=2^s$ sets
s=2 (set) index bits

$4\ \mathrm{byte}\ \mathrm{blocks},\ 4\ \mathrm{sets}$

index	valid	tag	value
00			
01			
10			
11			

$$m=8$$
 bit addresses $t=m-(s+b)=4$ tag bits

address (hex)	result
00000000 (00))
00000001 (01))
01100011 (63))
011000 <mark>01</mark> (61))
01100010 (62)	
00000000 (00)	
01100100 (64))

tag index offset

 $B=4=2^b$ byte block size b=2 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

 $4\ \mathrm{byte}\ \mathrm{blocks},\ 4\ \mathrm{sets}$


index	valid	tag	value							
00										
01										
10										
11										


m=8 bit addresses t=m-(s+b)=4 tag bits


 $4\ \mathrm{byte}\ \mathrm{blocks},\ 4\ \mathrm{sets}$


address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)		00			
01100011 (63)		01			
01100001 (61)		01			
01100010 (62)		10			
0000000 (00)		10			
01100100 (64)		11			
ag index offset		11			

exercise: which accesses are hits?











simulated misses: BST lookups




(simulated 16KB direct-mapped data cache; excluding BST setup)

actual misses: BST lookups




(actual 32KB more complex data cache)
(only one set of measurements + other things on machine + excluding initial load)

simulated misses: matrix multiplies



(simulated 16KB direct-mapped data cache; excluding initial load)

actual misses: matrix multiplies



(actual 32KB more complex data cache; excluding matrix initial load) (only one set of measurements + other things on machine)

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	0			0		
1	0			0		

multiple places to put values with same index avoid misses from two active values using same set ("conflict misses")

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	0		set 0	0		
1	0		set 1	0		

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
Θ	0	14/21	, n	0	— way 1 ——	, 1
1	0	way	y 0	0		y 1 ————

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	0			0		
1	0			0		

$$m=8$$
 bit addresses $S=2=2^s$ sets $s=1$ (set) index bits

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $t=m-(s+b)=6$ tag bits

index	l	_	value	valid	tag	value
0	1	000000	mem[0x00] mem[0x01]	0		
1	0			0		

address (hex)	result
0000000 (0	0) <mark>miss</mark>
0000001 (0	1)
01100011 (6	3)
01100001 (6	1)
01100010 (6	2)
000000000000	0)
01100100 (6	4)

index	l	_	value	valid	tag	value
0	1	000000	mem[0x00] mem[0x01]	0		
1	0			0		

address	result		
000000	00	(00)	miss
000000	01	(01)	hit
011000	11	(63)	
011000	01	(61)	
011000	10	(62)	
000000	00	(00)	
011001	00	(64)]

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00] mem[0x01]	0		
U	_	000000	mem[0x01]	6		
1	1	011000	mem[0x62] mem[0x63]	0		
1		011000	mem[0x63]			

address	result		
000000	00	(00)	miss
000000	01	(01)	hit
011000	11	(63)	miss
011000	01	(61)	
011000	10	(62)	
000000	00	(00)	
011001	00	(64)	

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]
U		000000	mem[0x01]	*	011000	mem[0x61]
1	1	011000	mem[0x62] mem[0x63]	0		
1	1	011000	mem[0x63]			

address	result		
000000	00	(00)	miss
000000	01	(01)	hit
011000	11	(63)	miss
011000	01	(61)	miss
011000	10	(62)	
000000	00	(00)	
011001	00	(64)	

index	valid	tag	value	valid	tag	value
Θ	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]
O		000000	mem[0x01]	_	011000	mem[0x61]
1	1	011000	mem[0x62] mem[0x63]	0		
_		011000	mem[0x63]	0		

address	(hex)	result
000000	00 (00)	miss
000000	01 (01)	hit
011000	11 (63)	miss
011000	01 (61)	miss
011000	10 (62)	hit
000000	00 (00)	
011001	00 (64)	

index	valid	tag	value	valid	tag	value
Θ	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]
O		000000	mem[0x01]	_	011000	mem[0x61]
1	1	011000	mem[0x62] mem[0x63]	0		
_		011000	mem[0x63]	0		

address	(hex)	result
000000	00 (00)	miss
000000	01 (01)	hit
011000	11 (63)	miss
011000	01 (61)	miss
011000	10 (62)	hit
000000	00 (00)	hit
011001	00 (64)	

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]			mem[0x61]
1	1	011000	mem[0x62]	0		
			mem[0x63]			

address (hex)	result
0000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	mire
01100010 (62)	hit needs to replace block in set 0!
0000000 (00)	hit
01100100 (64)	miss

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]			mem[0x61]
1	1	011000	mem[0x62] mem[0x63]	0		
		1 011000	mem[0x63]			

address (hex)	result
000000	00 (00)	miss
000000	1 (01)	hit
0110001	1 (63)	miss
011000	1 (61)	miss
0110001	0 (62)	hit
000000	00 (00)	hit
0110010	0 (64)	miss


associative lookup possibilities

none of the blocks for the index are valid

none of the valid blocks for the index match the tag something else is stored there

one of the blocks for the index is valid and matches the tag

cache operation (associative)



replacement policies

index	valid	tag	valı	ue	valid	tag	value
0	1	000000	mem[0 mem[0		1	011000	mem[0x60] mem[0x61]
1	1	011000	mem[0 mem[0		0		
address (hex) result ooo how to decide where to insert 0x64?							
000 or		-	niss				
01100	01100001 (61) miss						
01100	9010	(62) l	nit				
00000	9000	(00) l	nit				
01100	9100	(64)	niss				

replacement policies

index	valid	tag	value	valid	tag	value	LRU
0	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]	1
1	1	011000	mem[0x62] mem[0x63]	0			1

address (hex)	result	
00000000 (00)	mi trac	ck which block was read least recently
00000001 (01)	IIII U	
01100011 (63)	mi upc	lated on every access
01100001 (61)	miss	
01100010 (62)	hit	
00000000 (00)	hit	
01100100 (64)	miss	

example replacement policies

```
least recently used
     take advantage of temporal locality
     at least \lceil \log_2(E!) \rceil bits per set for E-way cache
           (need to store order of all blocks)
approximations of least recently used
     implementing least recently used is expensive
     really just need "avoid recently used" — much faster/simpler
     good approximations: E to 2E bits
first-in. first-out
     counter per set — where to replace next
```

```
(pseudo-)random
no extra information!
actually works pretty well in practice
```

associativity terminology

direct-mapped — one block per set

 $E ext{-way set associative} - E ext{ blocks per set}$ $E ext{ ways in the cache}$

fully associative — one set total (everything in one set)

Tag-Index-Offset formulas

m	memory addreses bits		
E	number of blocks per set ("ways")		
$S = 2^s$	number of sets		
s	(set) index bits		
$B=2^b$	block size		
b	(block) offset bits		
t = m - (s+b)	tag bits		
$C = B \times S \times E$	cache size (excluding metadata)		

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

exericse: what data cache accesses does this function do?

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
exericse: what data cache accesses does this function do?
    4-byte read of scaleFactor
    8-byte read of return address
```

possible scaleFactor use

```
for (int i = 0; i < size; ++i) {
    array[i] = scaleByFactor(array[i]);
}</pre>
```

misses and code (2)

```
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag		
index		
offset		

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
		0xd7
index	0x10e	0×10e
offset	0x38	0×20

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
		0xd7
index	0x10e	0×10e
offset	0x38	0×20

conflict miss coincidences?

obviously I set that up to have the same index have to use exactly the right amount of stack space...

but one of the reasons we'll want something better than direct-mapped cache


C and cache misses (warmup 1)

```
int array[4];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?

some possiblities



Q1: how do cache blocks correspond to array elements? not enough information provided!

some possiblities

one cache block

if array[0] starts at beginning of a cache block... array split across two cache blocks

memory access	cache contents afterwards			
_	(empty)			
read array[0] (miss)	{array[0], array[1]}			
read array[1] (hit)	{array[0], array[1]}			
read array[2] (miss)	{array[2], array[3]}			
read array[3] (hit)	{array[2], array[3]}			

some possiblities

one cache block

|--|

if array[0] starts right in the middle of a cache block array split across three cache blocks

memory access	ccess cache contents afterward		
_	(empty)		
read array[0] (miss)	{****, array[0]}		
read array[1] (miss)	{array[1], array[2]}		
read array[2] (hit)	{array[1], array[2]}		
read array[3] (miss)	{array[3], ++++}		



if array[0] starts at an odd place in a cache block, need to read two cache blocks to get most array elements

memory access	cache contents afterwards			
_	(empty)			
read array[0] byte 0 (miss)	{ ****, array[0] byte 0 }			
read array[0] byte 1-3 (miss)	{ array[0] byte 1-3, array[2], array[3] byte 0 }			
read array[1] (hit)	{ array[0] byte 1-3, array[2], array[3] byte 0 }			
read array[2] byte 0 (hit)	{ array[0] byte 1-3, array[2], array[3] byte 0 }			
read array[2] byte 1-3 (miss)	{part of array[2], array[3], $++++$ }			
read array[3] (hit)	${part of array[2], array[3], ++++}$			

aside: alignment

compilers and malloc/new implementations usually try align values align = make address be multiple of something

most important reason: don't cross cache block boundaries


C and cache misses (warmup 2)

```
int array[4];
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
odd_sum += array[1];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

Assume array[0] at beginning of cache block.

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?




memory access	cache contents afterwards		
_	(empty)		
read array[0] (miss)	{array[0], array[1]}		
read array[2] (miss)	{array[2], array[3]}		
read array[1] (miss)	{array[0], array[1]}		
read array[3] (miss)	{array[2], array[3]}		


C and cache misses (warmup 3)

```
int array[8];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
even_sum += array[4];
odd_sum += array[5];
even_sum += array[6];
odd_sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny), and array[0] at beginning of cache block.


How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?






one cache block (index 1)	one cache block (index 0)	one cach (inde		_	he block ex 0)		
	array[0]array[1]	array[2]a	array[3]	array[4]	array[5]	arra _!	
memory access	set 0 afterwards		set 1 af	terwards			
_	(empty)		(empt	y)			
read array[0] (miss)	{array[0], array[1]}		(empt	(empty)			
read array[1] (hit)	{array[0], arra	y[1]}	(empt	y)			
read array[2] (miss)	{array[0], arra	y[1]}	{arra	y[2], ar	ray[3]}		
read array[3] (hit)	{array[0], arra	y[1]}	{arra	y[2], ar	ray[3]}		
read array[4] (miss)	{array[4], arra	y[5]}	{arra	y[2], ar	ray[3]}		
read array[5] (hit)	{array[4], arra	y[5]}	{arra	y[2], ar	ray[3]}		
read array[6] (miss)	{array[4], arra	y[5]}	{arra	y[6],ar	ray[7]}		
read array[7] (hit)	{array[4], arra	y[5]}	{arra	y[6],ar	ray[7]}		

one cache block one cache block one cache block observation: what happens in set 0 doesn't affect set 1 when evaluating set 0 accesses, can ignore non-set 0 accesses/content memory adeess set u arterwarus set i aiterwarus (empty) (empty) {array[0], array[1]} read array[0] (miss) (empty) {array[0], array[1]} (empty) read array[1] (hit) {array[0], array[1]} $\{array[2], array[3]\}$ read array[2] (miss) {array[0], array[1]} $\{array[2], array[3]\}$ read array[3] (hit) read array[4] (miss) {array[4], array[5]} $\{array[2], array[3]\}$ {array[2], array[3]} $\{array[4], array[5]\}$ read array[5] (hit) {array[6], array[7]} $\{array[4], array[5]\}$ read array[6] (miss) {array[4], array[5]} {array[6], array[7]} read array[7] (hit)



one cache block (index 1)	one cache block (index 0)	_	he block ex 1)	one cache block (index 0)			
	array[0]array[1]	array[2]	array[3]	array[4]	array[5]ar	rra	
memory access	set 0 afterwards		set 1 af	set 1 afterwards			
_	(empty)	oty) (empty)					
read array[0] (miss)	{array[0], arra	y[1]}	} (empty)				
read array[1] (hit)	{array[0], arra	y[1]}	(empty)				
read array[2] (miss)	{array[0], array[1]} {array[2], array[3]]						
	{array[0], arra		<pre>{ array[2], array[3]}</pre>				
read array[4] (miss)	{array[4], arra	ay[5]} {array[2], array[3]}					
read array[5] (hit)	{array[4], arra	{arra	{array[2],array[3]}				
read array[6] (miss)	{array[4], arra	y[5]}	{arra	{array[6], array[7]}			
	{array[4], arra		{arra	y[6], ar			




C and cache misses (warmup 4a)


```
int array[8]; /* assume aligned */
int even_sum = 0, odd_sum = 0;
even sum += array[0];
even_sum += array[2];
even_sum += array[4];
even sum += array[6];
odd_sum += array[1];
odd_sum += array[3];
odd_sum += array[5];
odd sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?

	one cache block (index 1)		one cache block or (index 0)				one cache block (index 0)			
		array[0]	array[1]	array[2]	array[3]]array[4]	array[5]	arraː		
memoi	ry access	set 0 afterwards			set 1 a	set 1 afterwards				
_		(empty)			(empt	(empty)				
read ar	ray[0] (miss)	{array[0], array[1]}			(empt	(empty)				
read ar	ray[2] (miss)	{array[0], array[1]}			{arra	{array[2], array[3]}				
read ar	ray[4] (miss)	{array[4], array[5]}			{arra	{array[2], array[3]}				
read ar	ray[6] (miss)	{array[4], array[5]}			{arra	{array[6], array[7]}				
read ar	ray[1] (miss)	{array[0], array[1]}			{arra	{array[6], array[7]}				
read ar	ray[3] (miss)	{array[0], array[1]}			{arra	{array[2], array[3]}				
read ar	ray[5] (miss)	{array[4], array[5]}			{arra	{array[2], array[3]}				
read ar	ray[7] (miss)	{array[4], array[5]}			{arra	{array[6], array[7]}				





C and cache misses (warmup 4b)

```
int array[8]; /* assume aligned */
int even_sum = 0, odd_sum = 0;
even sum += array[0];
odd_sum += array[3];
even_sum += array[6];
odd sum += array[1];
even_sum += array[4];
odd sum += array[7];
even_sum += array[2]:
odd sum += array[5];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?

C and cache misses (warmup 5)

```
int array[1024]; /* assume aligned */ int even = 0, odd = 0;
even += array[0];
even += array[2];
even += array[512];
even += array[514];
odd += array[1];
odd += array[3];
odd += array[511];
odd += array[513];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

observation: array[0] and array[512] exactly 2KB apart

How many data cache misses on a 2KB direct mapped cache with 16B blocks?

C and cache misses (warmup 6)

```
int array[1024]; /* assume aligned */ int even = 0, odd = 0;
even += array[0];
even += array[2];
even += array[500];
even += array[502];
odd += array[1];
odd += array[3];
odd += array[501];
odd += array[503];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2KB direct mapped cache with 16B blocks?

misses with skipping

```
int array1[512]; int array2[512];
...
for (int i = 0; i < 512; i += 1)
    sum += array1[i] * array2[i];
}</pre>
```

Assume everything but array1, array2 is kept in registers (and the compiler does not do anything funny).

About how many data cache misses on a 2KB direct-mapped cache with 16B cache blocks?

Hint: depends on relative placement of array1, array2

best/worst case

2 misses every 4 i blocks of 4 array1[X] values loaded, then used 4 times before loading next block (and same for array2[X])

array1[i] and array2[i] same sets:


= distance from array1 to array2 is multiple of # sets \times bytes/set 2 misses every i block of 4 array1[X] values loaded, one value used from it, then, block of 4 array2[X] values replaces it, one value used from it, ...


worst case in practice?


two rows of matrix?


often sizeof(row) bytes apart

if the row size is multiple of number of sets \times bytes per block, oops!









misses with skipping

```
int array1[512]; int array2[512];
...
for (int i = 0; i < 512; i += 1)
    sum += array1[i] * array2[i];
}</pre>
```

Assume everything but array1, array2 is kept in registers (and the compiler does not do anything funny).

About how many data cache misses on a 2KB direct-mapped cache with 16B cache blocks?

Hint: depends on relative placement of array1, array2

How about on a two-way set associative cache?

C and cache misses (assoc)

```
int array[1024]; /* assume aligned */
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
even_sum += array[512];
even_sum += array[514];
odd_sum += array[1];
odd_sum += array[3];
odd_sum += array[511];
odd_sum += array[513];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

opbservation: array[0], array[256], array[512], array[768] in same set

How many data cache misses on a 2KB 2-way set associative cache with 16B blocks


C and cache misses (assoc)

```
int array[1024]; /* assume aligned */
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[256];
even_sum += array[512];
even_sum += array[768];
odd_sum += array[1];
odd_sum += array[257];
odd_sum += array[513];
odd_sum += array[769];
```


Assume everything but array is kept in registers (and the compiler does not do anything funny).

observation: array[0], array[256], array[512], array[768] in same set How many data cache misses on a 2KB 2-way set associative cache with 16B blocks?

simulated misses: BST lookups



simulated misses: matrix multiplies



handling writes

what about writing to the cache?

two decision points:

if the value is not in cache, do we add it?

if yes: need to load rest of block — write-allocate
if no: missing out on locality? write-no-allocate

if value is in cache, when do we update next level? if immediately: extra writing write-through if later: need to remember to do so write-back

allocate on write?

processor writes less than whole cache block

block not yet in cache

two options:

write-allocate

fetch rest of cache block, replace written part (then follow write-through or write-back policy)

write-no-allocate

don't use cache at all (send write to memory *instead*) guess: not read soon?

allocate on write?

processor writes less than whole cache block

block not yet in cache

two options:


write-allocate


fetch rest of cache block, replace written part (then follow write-through or write-back policy)

write-no-allocate


don't use cache at all (send write to memory *instead*) guess: not read soon?


option 1: write-allocate







option 1: write-allocate









option 2: write-no-allocate







option 2: write-no-allocate




option 1: write-through







option 1: write-through





option 2: write-back





option 2: write-back





writeback policy

changed value!

2-way set associative, 4 byte blocks, 2 sets

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1		mem[0×60]* mem[0×61]*		1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

1 = dirty (different than memory) needs to be written if evicted

write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]		1		mem[0x60] mem[0x61]		1
1	1		mem[0x62] mem[0x63]		0				0

writing 0xFF into address 0x04? index 0, tag 000001

write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]	0	1		mem[0x60] mem[0x61]		1
1	1		mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]		1	011000	mem[0x60] mem[0x61]	* 1	1
1	1	011000	mem[0x62] mem[0x63]		0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

step 2: possibly writeback old block

write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]	0	1	000001	0xFF mem[0x05]	1	0
1	1		mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

step 2: possibly writeback old block

step 3a: read in new block – to get mem[0x05]

step 3b: update LRU information

write-no-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60] mem[0x61]	* * 1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

step 1: is it in cache yet?

step 2: no, just send it to memory

exercise (1)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40] mem[0x41]	* 1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32] mem[0x33]	* 1	1

for each of the following accesses, performed alone, would it require (a) reading a value from memory (or next level of cache) and (b) writing a value to the memory (or next level of cache)?

writing 1 byte to 0x33 reading 1 byte from 0x52 reading 1 byte from 0x50

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52:

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1 0

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52:

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) write back 0x32-0x33; read 0x52-0x53

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	101000	mem[0x52] mem[0x53]	1 0	1 0

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) write back 0x32-0x33; read 0x52-0x53

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) **write** back 0x32-0x33; **read** 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31 (no write back); **read** 0x50-0x51

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	101000	mem[0x50] mem[0x51]	0	1	010000	mem[0x40]* mem[0x41]*	1	01
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) **write** back 0x32-0x33; **read** 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31 (no write back); **read** 0x50-0x51

exercise (2)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

for each of the following accesses, performed alone, would it require (a) reading a value from memory and (b) writing a value to the memory?

writing 1 byte to 0x33 reading 1 byte from 0x52 reading 1 byte from 0x50

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52:

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1 0

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52:

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; read 0x52-0x53

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	101000	mem[0x52] mem[0x53]	1 0

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; read 0x52-0x53

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU	
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0	
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1	

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; **read** 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31; read 0x50-0x51

2-way set associative, LRU, write-no-allocate, write-through


index	valid	tag	value	valid	tag	value	LRU
0	1	101000	mem[0x50] mem[0x51]	1	010000	mem[0x40] mem[0x41]	01
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

writing 1 byte to 0×33 : (set 1, offset 1) write-through 0×33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; **read** 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31; read 0x50-0x51

fast writes



write appears to complete immediately when placed in buffer memory can be much slower

cache tradeoffs briefly

deciding cache size, associativity, etc.?

lots of tradeoffs:


more cache hits v. slower cache hits? faster cache hits v. fewer cache hits? more cache hits v. slower cache misses?

details depend on programs run

how often is same block used again? how often is same index bits used?


simulation to assess impact of designs

another view



7

two-level page table lookup



cache accesses and multi-level PTs


four-level page tables — five cache accesses per program memory access

L1 cache hits — typically a couple cycles each?

so add 8 cycles to each program memory access?

not acceptable

program memory active sets



0xffff ffff ffff ffff

0xFFFF 8000 0000 0000

0x7F...

small areas of memory active at a time one or two pages in each area?

0x0000 0000 0040 0000

page table entries and locality

page table entries have excellent temporal locality

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains whole functions, arrays, stack frames, etc.

page table entries and locality

page table entries have excellent temporal locality

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains whole functions, arrays, stack frames, etc.

needed page table entries are very small

caled a **TLB** (translation lookaside buffer)

(usually very small) cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

caled a **TLB** (translation lookaside buffer)

(usually very small) cache of page table entries

L1 cache		TLB	
physical addresses		virtual page numbers	
bytes from memory		page table entries	
tens of bytes per block		one page ∱able entry per block	
usually thous	sands of blocks	usually te is of entries	
-	only caches the page table lookup itself		
	(generally) just entries from the last-level page tables		

caled a **TLB** (translation lookaside buffer)

(usually very small) cache of page table entries

L1 cache		TLB	
physical addresses		virtual page numbers	
bytes from memory		page table entries	
tens of bytes per block		one page table entry per block	
usually thousa	nds of blocks	usuraly tens of entrie	S
vi	irtual page nun	nber divided into	
in	ndex + tag		

caled a **TLB** (translation lookaside buffer)

(usually very small) cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

not much spatial locality between page table entries (they're used for kilobytes of data already)

caled a **TLB** (translation lookaside buffer)

(usually very small) cache of page table entries

TLB
virtual page numbers
page table entries
one page table entry per block
usually tens of entries

0 block offset bits

caled a **TLB** (translation lookaside buffer)

(usually very small) cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

few active page table entries at a time enables highly associative cache designs


TLB and multi-level page tables

TLB caches valid last-level page table entries


doesn't matter which last-level page table


means TLB output can be used directly to form address


TLB and two-level lookup





TLB and two-level lookup














exercise: TLB access pattern (setup)

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

how many index bits?

TLB index of virtual address 0x12345?

exercise: TLB access pattern

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

type	virtual	physical
read	0x440030	0x554030
write	0x440034	0x554034
read	0x7FFFE008	0x556008
read	0x7FFFE000	0x556000
read	0x7FFFDFF8	0x5F8FF8
read	0x664080	0x5F9080
read	0x440038	0x554038
write	0x7FFFDFF0	0x5F8FF0

which are TLB hits? which are TLB misses? final contents of TLB?

exercise: TLB access pattern

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

,	1.00							
				VPNs of PTEs held in TLB				
type	virtual	physical	result	set 0	set 1			
read	0x440030	0x554030	miss	0×440				
write	0x440034	0x554034	hit	0×440				
read	0x7FFFE008	0x556008	miss	0×440				
read	0x7FFFE000	0x556000	hit	0x440, 0x7FFFE				
read	0x7FFFDFF8	0x5F8FF8	miss	0x440, 0x7FFFE	0x7FFFD			
read	0x664080	0x5F9080	miss	0x664, 0x7FFFE	0x7FFFD			
read	0x440038	0x554038	miss	0x664, 0x440	0x7FFFD			
write	0x7FFFDFF0	0x5F8FF0	hit	0x664, 0x440	0x7FFFD			

which are TLB hits? which are TLB misses? final contents of TLB?

exercise: TLB access pattern

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

		٠,									
type	set id>		V	tag			physical page	write?	user?		LRU?
read	_ ا		1	0x00220	$9 (0x440 \gg 1$.)	0x554	1	1	•••	no
writ		ן ע	1	0x00332	2 (0x00664 ≫	1)	0x5F9	1	1	•••	yes
read		,									
read		.	1	0x3FFFI	F (0x7FFFD ≫	1)	0x5F8	1	1	•••	no
read		<u>ا</u> ا	0					-	_	•••	yes
read		ı									
read		Эх	44	0038	0x554038	miss	0x664, 0x440	0x7F	FFD		
writ	:e (Эх	7F	FFDFF0	0x5F8FF0	hit	0x664, 0x440	0x7F	FFD		

which are TLB hits? which are TLB misses? final contents of TLB?