last time

```
speculative execution —- guess and check
     run guess immediately
     later check and maybe undo guess
branch prediction strategies
     static (based on code) v dynamic (based on history)
     cache-like tables for dynamic prediction
multiple issue, out-of-order processors
     in-order fetch
     out-of-order (as values ready) run instructions
     in-order 'commit' (finish)
```

register renaming

20 ps register delay

1000 ps work + 7 pipeline registers = $1000 + 7 \times 20$

throughput at most 1 instruction / (1000/7 + 20)

- 1 instruction per cycle base
- + .01 instruction per cycle extra (data hazards)
- + .02 \times 3 instruction per cycle extra (branch mispredict)

= average cycles per instruction

then times 500 ps/cycle

need stalling so %r9 ready for subq

```
that stalling will make %r9 ready for xorq

0 1 2 3 4 5 6 7 8 9 10 11

F D E1 E2 E3 M W

F* F* F* F D E1 E2 E3 M W

F* F* F* F D E1 E2 E3 M W
```

```
instruction / cycle:
                           1 2 3 4 5 6 7
addq %r8, %r9
                              F1 F2 F3 M
imula %r10, %r13
                                 E1 E2 E3 M W
movq (%r9), %r10
                                    E1 E2 E3 M W
subg %r8, %r9
                                       E1 E2 E3 M
                                          E1 E2 E3
nop
                                          D
                                             F1 F2
nop
                                                F1
xorq %r10, %r9
```


$$x>=0$$
 predicted as false first time loop runs (always wrong) predicted as true other times (right all but last time)

$$5 == x \% 10$$
 predicted as false $9/10$ times, correct 8 of those times predicted as true $1/10$ times, wrong each time

A: less accurate since 5 == x % 10 and x >= 0 tend to conflict

B, C: avoids mistraining from single exceptions to usual pattern

D: makes single exceptions to pattern worse for 5 == x % 10 condition



register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state


original

renamed

add %r10, %r8 -- add %r11, %r8 -- add %r12, %r8 --

$\mathsf{arch} \to \mathsf{phys} \ \mathsf{register} \ \mathsf{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



register renaming state

```
original
add %r10, %r8 ...
add %r11, %r8 ...
add %r12, %r8 ...
```

→ phys register map
%x04
%x09
•••
%x13
%x17
%x19
%x07
%x05
•••

renamed table for architectural (external) and physical (internal) name (for next instr. to process)

%	íΧ	1	8
%	íΧ	2	0
%	íΧ	2	1
9	íΧ	2	3
0,0	ίχ ίχ	<u>2</u>	<u>3</u>

register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

$\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%×04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed

list of available physical registers added to as instructions finish



original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••


%x18
%x20
%x21
%x23
%x24
•••

```
original
add %r10, %r8
add %r11, %r8
add %r12, %r8
```

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18
```

$arch \rightarrow phys register map$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%×04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

original renamed addq %r10, %r8 movq %r8, (%rax) suba %r8, %r11 mova 8(%r11), %r11 mova \$100, %r8 addg %r11, %r8 $arch \rightarrow phys register map$ free

%rax	%x04	
%rcx	%x09	
•••	•••	
%r8 %r9	%x13	
%r9	%x17	
%r10	%x19	

%r11 %x07 %r12 %x05 %x18 %x20 %x21 %x23 %x24

regs

```
original renamed
addq %r10, %r8 addq %x19, %x13 → %x18
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

	. , , , ,
%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19

%r11

%r12

%x07

%x05

%x23 %x24

free

regs

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory subq %r8, %r11 movq $(%r11), %r11 movq $100, %r8 addq %r11, %r8 arch \rightarrow phys register map free
```

arcn → pnys register map

%X04
%x09
•••
%x13 %x18
%x17

%r10 %x19 %r11 %x07 %r12 %x05

%rax

%rcx

%r8

%r9

%x21 %x23 %x24

regs

%x18

%x20

1:

%r11

%r12

%x07

%x05

```
renamed
         original
addq %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          movg %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
movg 8(%r11), %r11
mova $100, %r8
addg %r11, %r8
                                             could be that \%rax = 8+\%r11
                                             could load before value written!
     arch \rightarrow phys register map
                                             possible data hazard!
                                             not handled via register renaming
%rax
        %x04
%rcx
        %x09
                                             option 1: run load+stores in order
        %x13%x18
%r8
%r9
        %x17
                                             %x21
%r10
                                             %x23
        %x19
```

%x24

option 2: compare load/store addresse

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
```

addg %r11, %r8

%rax

%rcx

%r8

%r9

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20
```

 $\operatorname{arch} o \operatorname{phys}$ register map

%x04 %x09 ... %x13%x18 %x17

%r10 %x19 %r11 <mark>%x07</mark>%x20 %r12 %x05 free regs %x18

%x20 %x21 %x23 %x24

12

```
original
                                         renamed
addq %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
                         movq %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
                         subq %x18, %x07 \rightarrow %x20
subq %r8, %r11
mova 8(%r11), %r11
                         mova 8(\%x20), (memory) \rightarrow \%x21
movq $100, %r8
addq %r11, %r8
```

 $\operatorname{arch} \rightarrow \operatorname{nhvs} \operatorname{register} \operatorname{man}$

	uren / pi	nys register map
%rax	%x04	
%rcx	%x09	
•••	•••	
%r8	%x13 %x:	18
%r9	%x17	
%r10	%x19	
%r11	%x07%x	20 %x21

%r12

%x05

%x18

free

regs

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq 8(%r11), %r11 movq $(%x20), (memory) \rightarrow %x21 movq $100, %r8 movq $100 \rightarrow %x23 addq %r11, %r8
```

%r12

%x05

free regs %x18 %x20 %x21 %x23 %x24

```
original
                                           renamed
addq %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          movq %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
                          subg %x18, %x07 \rightarrow %x20
                          movg 8(%x20), (memory) \rightarrow %x21
mova 8(%r11), %r11
mova $100, %r8
                          movg $100 \rightarrow %x23
                          addg %x21, %x23 \rightarrow %x24
addg %r11, %r8
      arch \rightarrow phys register map
                                              free
%rax
        %x04
                                              regs
%rcx
        %x09
```

%r8 %x13%x18%x23%x24%r9 %x17 %r10 %x19 %r11 %x07%x20%x21 %r12 %x05

%x18 %x20 %x21 %x23 %x24

register renaming exercise


original
addq %r8, %r9
movq \$100, %r10
subq %r10, %r8
xorq %r8, %r9
andq %rax, %r9
arch → phys

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20

renamed

%x20 %x21 %x23 %x24 ...



instruction queue

#	instruction
1	addq %x01, %x05 → %x06
2	addq $%x02$, $%x06 \rightarrow %x07$
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit ALU 1 ALU 2

•

instruction queue

#	instruction
1	addq %x01, %x05 \rightarrow %x06
2	addq $%x02$, $%x06 \rightarrow %x07$
3	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1

ALU 1

ALU 2

••

instruction queue

#	instruction
1	addq %x01, %x05 \rightarrow %x06
2	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 $ ightarrow$ %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 1 ALU 2

instruction queue

#	instruction
1	addq %x01, %x05 \rightarrow %x06
2	addq $%x02$, $%x06 \rightarrow %x07$
3	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1
ALU 1 1
ALU 2

..

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2
ALU 1	1	2
ALU 2		_

instruction queue

instruction
addq %x01, %x05 → %x06
addq %x02, %x06 → %x07
addq %x03, %x07 → %x08
cmpq $%x04$, $%x08 \rightarrow %x09$.cc
jne %x09.cc,
addq %x01, %x08 \rightarrow %x10
addq $%x02$, $%x10 \rightarrow %x11$
addq %x03, %x11 \rightarrow %x12
cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2		_	_

instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc
_	addq %x03, %x11 \rightarrow %x12

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2		—	_

instruction queue

	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4
ALU 1	1	2	3	4
ALU 2		_	_	6

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4
ALU 1	1	2	3	4
ALU 2		_	_	6

instruction queue

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5
ALU 1	1	2	3	4	5
ALU 2		—		6	7

instruction queue

	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
≫ <	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5	6
ALU 1	1	2	3	4	5	8
ALU 2	_	_	_	6	7	_

instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
~	addq %x02, %x10 → %x11
	addq %x03, %x11 → %x12
9≪	cmpq $%x04$, $%x12 \rightarrow %x13.cc$

_	
reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2			_	6	7	_		

instruction queue

	instruction
\bowtie	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq %x04, %x08 \rightarrow %x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
~	addq %x02, %x10 → %x11
8≪	addq %x03, %x11 → %x12
9≪	$cmpq %x04, %x12 \rightarrow %x13.cc$

	566. 656a. a
reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending ready
•••	


execution unit	cycle# 1	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2	_		_	6	7	_		

instruction queue

#	instruction
1	mrmovq (%x04) \rightarrow %x06
2	mrmovq (%x05) \rightarrow %x07
3	addq %x01, %x02 → %x08
4	addq %x01, %x06 \rightarrow %x09
5	addq %x01, %x07 \rightarrow %x10

scorehoard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
•••	



execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute $A \times (B \times (C \times D))$?


 3×3 cycles + any time to forward values no parallelism!

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue

motraction queue
instruction
add %x01, %x02 → %x03
imul %x04, %x05 → %x06
imul %x03, %x07 $ ightarrow$ %x08
cmp %x03, %x08 → %x09.cc
jle %x09.cc,
add %x01, %x03 \rightarrow %x11
imul %x04, %x06 $ ightarrow$ %x12
imul %x03, %x08 → %x13
cmp %x11, %x13 \rightarrow %x14.cc
jle %x14.cc,

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	***

instruction queue

motraction queue
instruction
add %x01, %x02 → %x03
imul %x04, %x05 → %x06
imul %x03, %x07 $ ightarrow$ %x08
cmp %x03, %x08 → %x09.cc
jle %x09.cc,
add %x01, %x03 \rightarrow %x11
imul %x04, %x06 $ ightarrow$ %x12
imul %x03, %x08 → %x13
cmp %x11, %x13 \rightarrow %x14.cc
jle %x14.cc,

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	***

ınctr	uction	queue
111361	uction	uucuc

	mstruction queue	
#	instruction	
1	add %x01, %x02 → %x03	
2	imul %x04, %x05 $ ightarrow$ %x06	
3	imul %x03, %x07 → %x08	
4	cmp $%x03$, $%x08 \rightarrow %x09$.cc	
5	jle %x09.cc,	
6	add %x01, %x03 → %x11	
7	imul %x04, %x06 → %x12	
8	imul %x03, %x08 → %x13	
9	cmp %x11, %x13 \rightarrow %x14.cc	
10	jle %x14.cc,	

and the surface of th

execution unit cycle# 1
ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) ALU 3 (mul) start 2
ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	

instructi	on queue
III Sti utti	on queue

	mstruction queue
#	instruction
\bowtie	add %x01, %x02 → %x03
2><	imul %x04, %x05 → %x06
3	imul %x03, %x07 $ ightarrow$ %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp $%x11$, $%x13 \rightarrow %x14.cc$
10	jle %x14.cc,

execution unit cycle# 1 2

ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) -

ALU 3 (mul) start 2 3 ALU 3 (mul) end 2

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	

insti	ruction	allelle
111361	uction	queuc

	mstruction queue
#	instruction
\bowtie	add %x01, %x02 → %x03
2><	1mul %x04, %x05 → %x06
3≪	<pre>imul %x03, %x07 → %x08</pre>
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
•••	***

	instruction queue
#	instruction
⋉	add %x01, %x02 → %x03
2><	1mul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7≪	<u>imul %x04, %x06 → %x12</u>
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
•••	

status

reg

ALU 1 (add, cmp, jxx) 1 6 - 4
ALU 2 (add, cmp, jxx) - - - ALU 3 (mul) start 2 3 7 8
ALU 3 (mul) end 2 3 7

execution unit cycle# 1

20

	instruction queue
#	instruction
	add %x01, %x02 → %x03
2><	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5><	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7≪	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp $%x11$, $%x13 \rightarrow %x14$.cc
10	jle %x14.cc,

, 6	Status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
•••	

ctatuc

reg

execution unit cycle# 1 2 ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start

ALU 3 (mul) end

	instruction queue
#	instruction
I	add %x01, %x02 → %x03
2><	1mul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4><	$\underline{cmp}\ \% \times 03,\ \% \times 08 \to \% \times 09.cc$
5×	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7><	imul %x04, %x06 → %x12
8 ≪	imul %x03, %x08 → %x13
9	cmp $%x11$, $%x13 \rightarrow %x14$.cc
10	jle %x14.cc,

0	Status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
•••	

status

reg

execution unit cycle# 1 2 3 4 5 ALU 1 (add, cmp, jxx) 1 6 - 4 5 ALU 2 (add, cmp, jxx) - - -

ALU 3 (mul) start 2 3 7 8 - ALU 3 (mul) end 2 3 7 8

20

instruction queue				
#	instruction			
\bowtie	add %x01, %x02 → %x03			
2><	imul %x04, %x05 → %x06			
3≪	imul %x03, %x07 → %x08			
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$			
5><	jle %x09.cc,			
6≪	add %x01, %x03 → %x11			
7><	imul %x04, %x96 → %x12			
8 ≪	imul %x03, %x08 → %x13			
9✓	$cmp \%x11, \%x13 \rightarrow \%x14.cc$			
10	jle %x14.cc,			

%x02	ready			
%x03	pending ready			
%x04	ready			
%x05	ready			
%x06	pending ready			
%x07	ready			
%x08	pending ready			
%x09	pending ready			
%x10	pending			
%x11	pending ready			
%x12	pending ready			
%x13	pending ready			
%x14	pending ready			
<u>6</u> .	···			
9	9			
_				

status

ready

reg

%x01

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) 1

-

- <u>-</u>

3 7 8

ALU 3 (mul) start ALU 3 (mul) end

execution unit cycle# 1

2

7 0

20

	instru	iction queue			
#	instruction				
1×	add %x01, %x02	→ %×03			
2><	imul %x04, %x05	→ %×06			
3≪	imul %x03, %x07	→ %x08			
4><	cmp %x03, %x08	→ %x09.cc			
5×	jle %x09.cc,				
6≪	add %x01, %x03	→ %×11			
7><	imul %x04, %x06	→ %x12			
8<	imul %x03, %x08	→ %x13			
9✓	<u>cmp %x11, %x13 → %x14.cc</u>				
128<	jle %x14.cc,	•			
	execution unit	cycle# 1	2	3	

rcg	Status			
%x01	ready			
%x02	ready			
%x03	pending ready			
%x04	ready			
%x05	ready			
%x06	pending ready			
%x07	ready			
%x08	pending ready			
%x09	pending ready			
%x10	pending			
%x11	pending ready			
%x12	pending ready			
%x13	pending ready			
%x14	pending ready			
5 .	/ ···			
9 10				
3 10				

at a t . . a

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start

ALU 3 (mul) end


register renaming: missing pieces


what about "hidden" inputs like %rsp, condition codes?

one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones





000 limitations

can't always find instructions to run plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined $\ensuremath{\mathsf{CPU}}\xspace)$

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

check_passphrase

```
int check passphrase(const char *versus) {
    int i = 0:
    while (passphrase[i] == versus[i] &&
           passphrase[i]) {
        i += 1;
    return (passphrase[i] == versus[i]);
number of iterations = number matching characters
leaks information about passphrase, oops!
```

exploiting check_passphrase (1)

```
measured time
guess
       100 \pm 5
aaaa
       103 \pm 4
baaa
       102 \pm 6
caaa
       111 + 5
daaa
       99 + 6
eaaa
faaa
       101 \pm 7
       104 + 4
gaaa
       ...
```

25

exploiting check_passphrase (2)

```
measured time
guess
      102 \pm 5
daaa
dbaa
       99 + 4
dcaa
      104 + 4
ddaa
       100 \pm 6
deaa
       102 \pm 4
dfaa
      109 \pm 7
dgaa
       103 \pm 4
```

timing and cryptography

lots of asymmetric cryptography uses big-integer math

example: multiplying 500+ bit numbers together

how do you implement that?

big integer multiplcation

say we have two 64-bit integers x, y and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide
$$x$$
, y into 32-bit parts: $x = x_1 \cdot 2^{32} + x_0$ and $y = y_1 \cdot 2^{32} + y_0$ then $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 \cdot 2^{32} + x_0y_0$

big integer multiplcation

say we have two 64-bit integers $x,\,y$ and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide
$$x$$
, y into 32-bit parts: $x = x_1 \cdot 2^{32} + x_0$ and $y = y_1 \cdot 2^{32} + y_0$ then $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 \cdot 2^{32} + x_0y_0$

can extend this idea to arbitrarily large numbers

number of smaller multiplies depends on size of numbers!

big integers and cryptography

naive multiplication idea: number of steps depends on size of numbers

problem: sometimes the value of the number is a secret e.g. part of the private key

oops! revealed through timing


big integer timing attacks in practice (1)

early versions of OpenSSL (TLS implementation)had timing attack Brumley and Boneh, "Remote Timing Attacks are Practical" (Usenix Security '03)

attacker could figure out bits of private key from timing

why? variable-time mulitplication and modulus operations got faster/slower depending on how input was related to private key

big integer timing attacks in practice (2)



(a) The zero-one gap $T_g - T_{g_{hi}}$ indicates that we can distinguish between bits that are 0 and 1 of the RSA factor q for 3 different randomly-generated keys. For clarity, bits of q that are 1 are omitted, as the x-axis can be used for reference for this case.

browsers and website leakage

web browsers run code from untrusted webpages

one goal: can't tell what other webpages you visit

some webpage leakage (1)

```
...as you can see \underline{here},\ \underline{here},\ and\ \underline{here} ...
```

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

some webpage leakage (1)

```
...as you can see \underline{here},\ \underline{here},\ and\ \underline{here} ...
```

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

- fix 1: getComputedStyle lies about the color
- fix 2: limited styling options for visited links

some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine

some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine




Figure 3: Example loop-counting traces collected over 15 seconds. Darker shades indicate smaller counter values and lower instruction throughput.

turns out, other webpages create distinct "signatures"

Figure from Cook et al, "There's Always a Bigger Fish: Clarifying Analysis of a Machine-Learning-Assisted Side-Channel Attack" (ISCA '22)

inferring cache accesses (1)

suppose I time accesses to array of chars:

```
reading array[0]: 3 cycles
reading array[64]: 4 cycles
reading array[128]: 4 cycles
reading array[192]: 20 cycles
reading array[256]: 4 cycles
reading array[288]: 4 cycles
```

what could cause this difference? array[192] not in some cache, but others were

inferring cache accesses (2)

```
some psuedocode:
char array[CACHE_SIZE];
AccessAllOf(array);
*other address += 1:
TimeAccessingArray();
suppose during these accesses I discover that array [128] is
slower to access
probably because *other address loaded into cache + evicted
what do we know about other_address? (select all that apply)
```

A. same cache tag B. same cache index C. same cache offset D. diff. cache tag E. diff. cache index F. diff. cache offset

36

some complications

caches often use physical, not virtual addresses

(and need to know about physical address to compare index bits)

(but can infer physical addresses with measurements/asking OS)

(and often OS allocates contiguous physical addresses esp. w/'large pages')

storing/processing timings evicts things in the cache (but can compare timing with/without access of interest to check for this)

processor "pre-fetching" may load things into cache before access is timed

(but can arrange accesses to avoid triggering prefetcher and make sure to measure with memory barriers)

some L3 caches use a simple hash function to select index instead

37