### last time

## anonymous feedback (1)

"I think you cut off people during their questions too much. It would be nice if students could finish their questions and get them answered correctly."

## anonymous feedback (2)

"I'm not sure if this applies to every single lab but at least for mine (330-445) the lab room feels insanely crowded. There often aren't enough chairs for everyone and one of the TAs told me that a lot of people just dont leave after their lab and stay for 2 or more lab sessions...I'm not really sure how this could be solved I just thought it was worth pointing out because the effect sort of compounds into later lab sessions since people who have a late lab and aren't able to finish in lab dont have as much time to work on it after lab class"

#### aside on sudo

should have explained what sudo is

utility system admin configures to allow some people to run things with extra permissions

usually prompts for password first

trick: because set-user-ID program, program with if statements

kernel "delegates" decision to the program

#### program memory

Used by OS					
Stack					
Heap / other dynamic					
Writable data					
Code + Constants					

0xffff Ffff Ffff Ffff
0xffff 8000 0000 0000
0x7f...

0x0000 0000 0040 0000

#### address spaces


illuision of dedicated memory





#### address spaces

#### illuision of dedicated memory













program addresses are 'virtual' real addresses are 'physical' can be different sizes!











divide memory into pages ( $2^8$  bytes in this case) "virtual" = addresses the program sees



page number is upper bits of address (because page size is power of two)



rest of address is called page offset

### toy physical memory

## program memory virtual addresses

11	0000	0000	to
11	1111	1111	
10	0000	0000	to
10	1111	1111	
01	0000	0000	to
01	1111	1111	
00	0000	0000	to
00	1111	1111	

# real memory physical addresses


 ,			
111	0000	0000	to
111	1111	1111	
001	0000	0000	to
001	1111	1111	
000	0000	0000	to
000	1111	1111	

#### toy physical memory

## program memory virtual addresses


11	0000	0000	to
11	1111	1111	
10	0000	0000	to
10	1111	1111	
01	0000	0000	to
01	1111	1111	
00	0000	0000	to
00	1111	1111	


# real memory physical addresses




physical page 7


physical page 1 physical page 0









```
virtual page # valid? physical page # 00 1 010 (2, code) 01 1 111 (7, data) 10 0 ??? (ignored) 11 1 000 (0, stack)
```






#### t "virtual page number" | ookup 1101 0010 — address from CPU virtual page # valid? physical page #010 (2, code) 00 (7, data) 01 (ignored) 10 000 (0, stack) 11 1101 0010 to memory

trigger exception if 0?



#### toy pag "page offset" ookup



part of context switch is changing the page table

extra privileged instructions

part of context switch is changing the page table

extra privileged instructions

where in memory is the code that does this switching?

part of context switch is changing the page table

extra privileged instructions

where in memory is the code that does this switching? probably have a page table entry pointing to it hopefully marked kernel-mode-only

part of context switch is changing the page table

extra privileged instructions

where in memory is the code that does this switching? probably have a page table entry pointing to it hopefully marked kernel-mode-only

code better not be modified by user program otherwise: uncontrolled way to "escape" user mode

## emacs (two copies)

Emacs (run by user mst3k)

Used by OS					
Stack					
Heap / other dynamic					
Writable data					
${\sf emacs.exe} \; ({\sf Code} + {\sf Constants})$					

Emacs (run by user xyz4w)

	`			
	Used	by O	S	
	St	ack		
Hea	p / ot	her d	ynamio	C
	Writa	ble da	ata	
emacs.e	xe (Co	de +	Const	ants)

## emacs (two copies)

Emacs (run by user mst3k)	Emacs (run by user xyz4w)		
Used by OS	Used by OS		
Stack	Stack		
Heap / other dynamic	Heap / other dynamic		
Writable data	Writable data		
$emacs.exe\; \big(Code + Constants\big)$	emacs.exe (Code $+$ Constants)		

same data?

#### two copies of program

would like to only have one copy of program

what if mst3k's emacs tries to modify its code?

would break process abstraction:

"illusion of own memory"

#### typical page table entries

solution: same idea as kernel-only bit

page table entry will have more permissions bits

can read? can write? can execute?

checked by MMU like valid/kernel bit

page table (logically)

virtual page #	valid?	kernel?	write?	exec?	physical page #
0000 0000	0	0	0	0	00 0000 0000
0000 0001	1	0	1	0	10 0010 0110
0000 0010	1	0	1	0	00 0000 1100
0000 0011	1	0	0	1	11 0000 0011
1111 1111[	1	0	1	0	00 1110 1000

### on virtual address sizes

virtual address size = size of pointer?

often, but — sometimes part of pointer not used

example: typical x86-64 only use 48 bits rest of bits have fixed value

virtual address size is amount used for mapping

## address space sizes

amount of stuff that can be addressed = address space size based on number of unique addresses

e.g. 32-bit virtual address =  $2^{32}$  byte virtual address space

e.g. 20-bit physical addresss =  $2^{20}$  byte physical address space

## address space sizes

- amount of stuff that can be addressed = address space size based on number of unique addresses
- e.g. 32-bit virtual address =  $2^{32}$  byte virtual address space
- e.g. 20-bit physical addresss =  $2^{20}$  byte physical address space
- what if my machine has 3GB of memory (not power of two)?

  not all addresses in physical address space are useful
  most common situation (since CPUs support having a lot of memory)

# exercise: page counting

suppose 32-bit virtual (program) addresses

and each page is 4096 bytes ( $2^{12}$  bytes)

how many virtual pages?

# exercise: page counting

suppose 32-bit virtual (program) addresses

and each page is 4096 bytes ( $2^{12}$  bytes)

how many virtual pages?

## exercise: page table size

```
suppose 32-bit virtual (program) addresses suppose 30-bit physical (hardware) addresses each page is 4096 bytes (2^{12} bytes) pgae table entries have physical page \#, valid bit, kernel-mode bit
```

how big is the page table (if laid out like ones we've seen)?

## exercise: page table size

```
suppose 32-bit virtual (program) addresses suppose 30-bit physical (hardware) addresses each page is 4096 bytes (2^{12} bytes) pgae table entries have physical page \#, valid bit, kernel-mode bit
```

how big is the page table (if laid out like ones we've seen)?

issue: where can we store that?

## exercise: address splitting

and each page is 4096 bytes ( $2^{12}$  bytes)

split the address 0x12345678 into page number and page offset:

## exercise: address splitting

and each page is 4096 bytes ( $2^{12}$  bytes)

split the address 0x12345678 into page number and page offset:

where can processor store megabytes of page tables? in memory

page table entry layout

valid (bit 15) kernel (bit 14) physical page # (bits 4–13) unused (bit 0-3)

where can processor store megabytes of page tables? in memory

page table entry layout

valid (bit 15) kernel (bit 14) physical page # (bits 4–13) unused (bit 0-3)


page table base register





where can processor store megabytes of page tables? in memory


page table entry layout					
valid (bit 15) kernel (bit 14) physical page	# (bits 4–13) unuse	ed (bit 0-3)			
nome table base varieter	physic	cal memory			
page table base register	addresses	bytes			
0×00010000	_	00000000 00000000			
000010000	••• <u>•</u> ••				
`		00000000 00000000			
		10100010 01100000			
		10000010 11000000			
	0X00010006-7[	<u>10110000 00110000</u>			
	0x000101FF-F	10001110 10000000			
	0x0001011211	10100010 00111010			
	0.000010200 IL	TOTOGOTO 00111010			


nage table entry layout





















virtual address


11 0101 01 00 1101 1111

















# exercise setup

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

page table

virtual	2اء:اء،،	physical
page #	valid?	page #
00	1	010
01	1	111
10	0	000
11	1	000

physical bytes addresses 0x00-3 00 11 22 33 0x04-7 44 55 66 77 0x08-B 88 99 AA BB
0x04-7 44 55 66 77
0x04-7 44 55 66 77
0x08-B88 99 AA BB
0x0C-FCC DD EE FF
0×10-3 1A 2A 3A 4A 0×14-7 1B 2B 3B 4B
0x14-7 1B 2B 3B 4B
0x18-B 1C 2C 3C 4C
0x1C-F1C 2C 3C 4C

physical addresses	byt	es		
0x20-3			D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	СВ	0B	СВ	0B
0x38-B	DC	0C	DC	0C
0x3C-F	EC	0C	EC	0C


### exercise setup

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

page table

virtual	valid?	physical
page #	valid!	page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	byt	es		
0x00-3	00	11	22	33
0x04-7	44	55	66	77
0x08-B	88	99	ΑА	ВВ
0x0C-F				
0x10-3	1A	2A	ЗА	4A
0x14-7				
0x18-B	1C	2C	3C	4C
0x1C-F	1C	2C	3C	4C



5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses) 0x18 = ???; 0x03 = ???; 0x0A = ???; 0x13 = ???

page table

page # valid? \_ 00 010 01 111 000 10 000 11

physical addresses	bytes	
0x00-3	00 11 22	33
0x04-7	44 55 66	77
0x08-B	88 99 AA	ВВ
0x0C-F	CC DD EE	FF
0x10-3	1A 2A 3A	4A
0x14-7	1B 2B 3B	4B
0x18-B	1C 2C 3C	4C
0x1C-F	1C 2C 3C	4C

physical bytes addresses 0x20-3 D0 D1 D2 D3 0x24-7 D4 D5 D6 D7 0x28-B|89 9A AB BC 0x2C-FCD DE EF F0 0x30-3|BA 0A BA 0A 0x34-7 CB 0B CB 0B 0x38-BDC 0C DC 0C 0x3C-F|EC 0C EC 0C

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

```
(virtual addresses) 0x18 = ; 0x03 = ???; 0x0A = ???; 0x13 = ???
```

page table

```
virtual valid? physical page # 00 1 010 011 111 10 0 000 11 1 1 1000
```

physical addresses	bytes
	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0Α
0x34-7	СВ	0B	СВ	0B
0x38-B	DC	0C	DC	0C
0x3C-F	EC	0C	EC	0C

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

```
(virtual addresses) 0x18 = ; 0x03 = ; 0x0A = ???; 0x13 = ??? page table
```

virtual	2اء:اء،،	physical
page #	valid!	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	byt	es		
0x00-3	00	11	22	33
0x04-7	44	55	66	77
0x08-B	88	99	AA	ВВ
0x0C-F	CC	DD	EE	FF
0x10-3	1A	2A	ЗА	4A
0x14-7	1B	2B	3B	4B
0x18-B		2C	3C	4C
0x1C-F	1C	2C	3C	4C

byt	es		
D0	D1		
D4	D5	D6	D7
ВА	0A	ВА	0A
СВ	0B	СВ	0B
DC	0C	DC	0C
EC	0C	EC	0C
	D0 D4 89 CD BA CB	D4 D5 89 9A CD DE BA 0A CB 0B DC 0C	bytes  D0 D1 D2  D4 D5 D6  89 9A AB  CD DE EF  BA 0A BA  CB 0B CB  DC 0C DC  EC 0C EC

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

```
(virtual addresses) 0x18 = ; 0x03 = ; 0x0A = ; 0x13 = ??? page table
```

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	ΑB	ВС
0x2C-F	С	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	СВ	0B	СВ	0B
0x38-B	DC	0C	DC	0C
0x3C-F	EC	0C	EC	0C

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

```
(virtual addresses) 0x18 = ; 0x03 = ; 0x0A = ; 0x13 = page table
```

physical addresses	bytes
	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical bytes addresses 0x20-3 D0 D1 D2 D3 0x24-7 D4 D5 D6 D7 0x28-B|89 9A AB BC 0x2C-FCD DE EF F0 0x30-3|BA 0A BA 0A 0x34-7 CB 0B CB 0B 0x38-BDC 0C DC 0C 0x3C-F|EC 0C EC 0C

# 1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

page table base register 0x20; translate virtual address 0x31

physical addresses	byte	es				physica addresse	al by	tes		
$0 \times 00 - 3$			22	33	l	0x20-			רם	D3
0x04-7	44	55	66	77		0x24-	7 F4	- F5	F6	F7
0x08-B	88	99	AA	ВВ		0x28-	B[89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF		0x2C-	F CC	) DE	EF	F0
0x10-3	1A	2A	ЗА	4A		0x30-	3 B <i>A</i>	0A	ВА	0A
0x14-7	1В	2B	3B	4B		0x34-	7 <u>CE</u>	0B	СВ	0B
0x18-B	1C	2C	3C	4C		0x38-	BDC	0C	DC	0C
0x1C-F	1C	2C	3C	4C		0x3C-	FEC	0C	EC	0C

# 1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

page table base register 0x20; translate virtual address 0x31

```
physical bytes
                                          0x31 = 11 0001
addresses
                                          PTE addr:
                      0x20-3|D0 D1 D2 D3
0x00-3|00 11 22 33
                                          0x20 + 6 \times 1 = 0x26
0x04-7|44 55 66 77
                      0x24-7|F4 F5 F6 F7 |
                      0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                          PTF value
0x0C-FCC DD EE FF
                      0x2C-FCD DE EF F0
                                          0xF6 = 1111 0110
0x10-3|1A 2A 3A 4A
                      0x30-3|BA 0A BA 0A
                                          PPN 111, valid 1
                      0x34-7 CB 0B CB 0B
0x14-7|1B 2B 3B 4B
                                          M[111 \ 001] = M[0x39]
                      0x38-BDC 0C DC 0C
0x18-B|1C 2C 3C 4C
                                          \rightarrow 0x0C
0x1C-F|1C 2C 3C 4C
                      0x3C-FEC 0C EC 0C
```

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

```
physical bytes
                                            0x31 = 11 0001
addresses
                                            PTE addr:
                      0x20-3|D0 D1 D2 D3
0x00-3|00 11 22 33
                                           0x20 + 6 \times 1 = 0x26
0x04-7|44 55 66 77
                      0x24-7|F4 F5 F6 F7 |
                      0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                           PTE value:
0x0C-FCC DD EE FF
                      0x2C-FCD DE EF F0
                                           0 \times F6 = 1111 \quad 0110
0x10-3|1A 2A 3A 4A
                      0x30-3|BA 0A BA 0A
                                           PPN 111, valid 1
0x14-7|1B 2B 3B 4B
                      0x34-7|CB 0B CB 0B
                                           M[111 \ 001] = M[0x39]
                      0x38-BDC 0C DC 0C
0x18-B|1C 2C 3C 4C
                                           \rightarrow 0x0C
0x1C-F|1C 2C 3C 4C
                      0x3C-FEC 0C EC 0C
```

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

```
physical bytes
                                           0x31 = 11 \ 0001
addresses
                                           PTE addr:
                      0x20-3|D0 D1 D2 D3
0x00-3|00 11 22 33
                                           0x20 + 6 \times 1 = 0x26
0x04-7|44 55 66 77
                      0x24-7|F4 F5 F6 F7 |
                      0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                           PTE value:
0x0C-FCC DD EE FF
                      0x2C-FCD DE EF F0
                                           0 \times F6 = 1111 \ 0110
0x10-3|1A 2A 3A 4A
                      0x30-3|BA 0A BA 0A
                                           PPN 111, valid 1
0x14-7|1B 2B 3B 4B
                      0x34-7|CB 0B CB 0B
                                           M[111 \ 001] = M[0x39]
                      0x38-BDC 0C DC 0C
0x18-B|1C 2C 3C 4C
                                           \rightarrow 0x0C
0x1C-F|1C 2C 3C 4C
                      0x3C-FEC 0C EC 0C
```

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

_			•	_	· ·				
physical addresses	hvte	2 <b>C</b>			physical addresses	byt	<b>e</b> s		
addresses					addresses	. <u></u>			
0x00-3	00	11	22	33	0x20-3	D0	D1	D2	D3
0x04-7	44	55	66	77	0x24-7	F4	F5	F6	F7
0x08-B	88	99	AA	ВВ	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1B	2B	3B	4B	0x34-7	СВ	0B	СВ	0B
0x18-B	1C	2C	3C	4C	0x38-B	DC	0C	DC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	EC	0C	EC	0C

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

```
physical bytes
                                           0x12 = 01 0010
addresses
                                           PTE addr:
                      0x20-3|D0 D1 D2 D3
0x00-3|00 11 22 33
                                           0x20 + 2 \times 1 = 0x22
0x04-7|44 55 66 77
                      0x24-7|F4 F5 F6 F7 |
                      0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                          PTE value:
0x0C-FCC DD EE FF
                      0x2C-FCD DE EF F0
                                           0 \times D2 = 1101 \ 0010
0x10-3|1A 2A 3A 4A
                      0x30-3|BA 0A BA 0A
                                           PPN 110, valid 1
0x14-7|1B 2B 3B 4B
                      0x34-7|CB 0B CB 0B
                                           M[110 \ 010] = M[0x32]
                      0x38-BDC 0C DC 0C
0x18-B|1C 2C 3C 4C
                                           \rightarrow 0xBA
0x1C-F|1C 2C 3C 4C
                      0x3C-FEC 0C EC 0C
```

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

```
physical bytes
                                          0x12 = 01 0010
addresses
                                          PTE addr:
                      0x20-3|D0 D1 D2 D3
0x00-3|00 11 22 33
                                          0x20 + 2 \times 1 = 0x22
0x04-7|44 55 66 77
                      0x24-7|F4 F5 F6 F7
                      0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                         PTE value:
0x0C-FCC DD EE FF
                      0x2C-FCD DE EF F0
                                          0xD2 = 1101 0010
0x10-3|1A 2A 3A 4A
                      0x30-3|BA 0A BA 0A
                                          PPN 110, valid 1
0x14-7|1B 2B 3B 4B
                      0x34-7|CB 0B CB 0B
                                          M[110 \ 010] = M[0x32]
                      0x38-BDC 0C DC 0C
0x18-B|1C 2C 3C 4C
                                          \rightarrow 0xBA
0x1C-F|1C 2C 3C 4C
                      0x3C-FEC 0C EC 0C
```

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

```
physical bytes
                                          0x12 = 01 \ 0010
addresses
                                          PTE addr:
                      0x20-3|D0 D1 D2 D3
0x00-3|00 11 22 33
                                          0x20 + 2 \times 1 = 0x22
0x04-7|44 55 66 77
                      0x24-7|F4 F5 F6 F7
                      0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                          PTE value:
0x0C-FCC DD EE FF
                      0x2C-FCD DE EF F0
                                          0xD2 = 1101 0010
0x10-3|1A 2A 3A 4A
                      0x30-3|BA 0A BA 0A
                                          PPN 110, valid 1
0x14-7|1B 2B 3B 4B
                      0x34-7|CB 0B CB 0B
                                          M[110 \ 010] = M[0x32]
                      0x38-BDC 0C DC 0C
0x18-B|1C 2C 3C 4C
                                          \rightarrow 0xBA
0x1C-F|1C 2C 3C 4C
                      0x3C-FEC 0C EC 0C
```

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

top 16 bits of 64-bit addresses not used for translation

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

exercise: how many page table entries? (assuming page table like shown before)

exercise: how large are physical page numbers?

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

exercise: how many page table entries? (assuming page table like shown before)

exercise: how large are physical page numbers?

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

exercise: how many page table entries? (assuming page table like shown before)

exercise: how large are physical page numbers?

page table entries are 8 bytes (room for expansion, metadata) trick: power of two size makes table lookup faster

would take up  $2^{39}$  bytes?? (512GB??)


## huge page tables

huge virtual address spaces!

impossible to store PTE for every page

how can we save space?

#### holes



most pages are invalid

#### saving space

basic idea: don't store (most) invalid page table entries
use a data structure other than a flat array
 want a map — lookup key (virtual page number), get value (PTE)
options?

#### saving space

```
basic idea: don't store (most) invalid page table entries
use a data structure other than a flat array
want a map — lookup key (virtual page number), get value (PTE)
options?
```

#### hashtable

actually used by some historical processors but never common

#### saving space

```
basic idea: don't store (most) invalid page table entries
use a data structure other than a flat array
want a map — lookup key (virtual page number), get value (PTE)
options?
```

#### hashtable

actually used by some historical processors but never common

#### tree data structure

but not quite a search tree

#### search tree tradeoffs

lookup usually implemented in hardware


lookup should be simple solution: lookup splits up address bits (no complex calculations)


lookup should not involve many memory accesses


doing two memory accesses is already very slow solution: tree with many children from each node (far from binary tree's left/right child)


two-level page tables for 65536 pages (16-bit VPN; 256 entries/table) second-level page tables actual data for p for VPN 0x00 (if PTE valid) first-level page table for VPN  $0 \times 0 - 0 \times FF$ for VPN 0x100-0x1FF PTE for VPN 0xFF VPN 0x200-0x2FF VPN 0x300 for VPN 0x300-0x300 for VPN 0xFF00-0xFFFF ΓE for VPN 0x302 TE for VPN 0x303

for VPN 0x3FF











two-level page tables for 65536 pages (16-bit VPN: 256 entries/table)



two-level page tables for 65536 pages (16-bit VPN: 256 entries/table)




two-level page tables for 65536 pages (16-bit VPN; 256 entries/table) second-level page tables actual data for p for VPN 0x00 (if PTE valid) first-level page table for VPN  $0 \times 0 - 0 \times FF$ tor VPN  $0 \times 100 - 0 \times 1$  FF IPTE for VPN 0xFF VPN 0x200-0x2FF VPN 0x300 for VPN 0x300-0x300 for VPN 0xFF00-0xFFFF VPN 0x302 TE for VPN 0x303 for VPN 0x3FF


virtual address


11 0101 01 00 1011 00 00 1101 1111


VPN — split into two parts (one per level)


this example: parts equal sized — common, but not required




























### two-level page table lookup



#### another view



#### multi-level page tables

VPN split into pieces for each level of page table

top levels: page table entries point to next page table usually using physical page number of next page table

bottom level: page table entry points to destination page

validity and permission checks at each level

# x86-64 page table splitting

48-bit virtual address

12-bit page offset (4KB pages)

36-bit virtual page number, split into four 9-bit parts

page tables at each level:  $2^9$  entries, 8 bytes/entry deliberate choice: each page table is one page

#### note on VPN splitting

textbook labels it 'VPN 1' and 'VPN 2' and so on

these are parts of the virtual page number (there are not multiple VPNs)

physical addresses	bytes	p ad
0x00-3	00 11 22 33	0)
0x04-7	44 55 66 77	0)
0x08-B	88 99 AA BB	0)
0x0C-F	CC DD EE FF	0)
0x10-3	1A 2A 3A 4A	0)
0x14-7	1B 2B 3B 4B	0)
0x18-B	1C 2C 3C 4C	0)
0x1C-F	1C 2C 3C 4C	0)

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7				
0x28-B	89	9A	AB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

physical bytes addresses							
0x00-3							
0x04-7	44	55	66	77			
0x08-B	88	99	AΑ	ВВ			
0x0C-F	CC	DD	EE	FF			
0x10-3	1A	2A	3A	4A			
0x14-7	1В	2B	3B	4B			
0x18-B	1C	2C	3C	4C			
0x1C-F	1C	2C	3C	4C			

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0Α
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

physical bytes addresses						
0x00-3	00	11	22	33		
0x04-7	44	55	66	77		
0x08-B	88	99	AΑ	ВВ		
0x0C-F	CC	DD	EE	FF		
0x10-3	1A	2A	3A	4A		
0x14-7	1B	2B	3B	4B		
0x18-B	1C	2C	3C	4C		
0x1C-F	1C	2C	3C	4C		

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

physical bytes addresses						
0x00-3						
0x04-7	44	55	66	77		
0x08-B	88	99	AΑ	ВВ		
0x0C-F	CC	DD	EE	FF		
0x10-3	1A	2A	3A	4A		
0x14-7	1В	2B	3B	4B		
0x18-B	1C	2C	3C	4C		
0x1C-F	1C	2C	3C	4C		

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7				
0x28-B	89	9A	AB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

physical bytes addresses						
0x00-3						
0x04-7	44	55	66	77		
0x08-B	88	99	AΑ	ВВ		
0x0C-F	CC	DD	EE	FF		
0x10-3	1A	2A	3A	4A		
0x14-7	1В	2B	3B	4B		
0x18-B	1C	2C	3C	4C		
0x1C-F	1C	2C	3C	4C		

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7				
0x28-B	89	9A	AB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

physical addresses	byt	es			
0x00-3		11	22	33	
0x04-7	44	55	66	77	
0x08-B	88	99	AΑ	ВВ	
0x0C-F	CC	DD	EE	FF	
0x10-3	1A	2A	3A	4A	
0x14-7	1В	2B	3B	4B	
0x18-B	1C	2C	3C	4C	
0x1C-F	1C	2C	3C	4C	

physical addresses	byt	es		
0x20-3			D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0Α
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

### 2-level splitting

- 9-bit virtual address
- 6-bit physical address

- 8-byte pages  $\rightarrow$  3-bit page offset (bottom bits)
- 9-bit VA: 6 bit VPN + 3 bit PO
- 6-bit PA: 3 bit PPN + 3 bit PO

- 8 entry page tables  $\rightarrow$  3-bit VPN parts
- 9-bit VA: 3 bit VPN part 1; 3 bit VPN part 2

physical addresses	byte	es			physical addresses	byt	es		
0x00-3	00	11	22	33	0x20-3			D2	D3
0x04-7	44	55	66	77	0x24-7	D4	D5	D6	D7
0x08-B	88	99	AΑ	ВВ	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0A
0x14-7	1B	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	FC	0C	FC	0C

physical addresses	byt	es		
0x00-3	00	11	22	33
0x04-7	44	55	66	77
0x08-B				
0x0C-F				
0x10-3				
0x14-7			3B	
0x18-B			3C	
0x1C-F	1C	2C	3C	4C

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

physical addresses	byte	es			physical addresses	byt	es		
0x00-3	00	11	22	33	0x20-3	D0	D1	D2	D3
0x04-7	44	55	66	77	0x24-7	D4	D5	D6	D7
0x08-B	88	99	AΑ	ВВ	0x28-B	89	9A	AB	ВС
0x0C-F	CC	DD	ΕE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0A
0x14-7	1В	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	FC	0C	FC	0C

physical addresses	byt	es			physical addresses	byt	es		
0x00-3			22	33	0x20-3			D2	D3
0x04-7	44	55	66	77	0x24-7	D4	D5	D6	D7
0x08-B	88	99	AΑ	ВВ	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1В	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	FC	0C	FC	0C

physical addresses	byte	es		
0x00-3			22	33
0x04-7	44	55	66	77
0x08-B	88	99	AΑ	ВВ
0x0C-F				
0x10-3	1A	2A	ЗА	4A
0x14-7				
0x18-B			3C	
0x1C-F	1C	2C	3C	4C

physical addresses	byt	es		
0x20-3	D0	D1	D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9Α	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0Α
0x34-7	DB	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	FC	0C	FC	0C

physical addresses	byte	es			physical addresses	byt	es		
0x00-3	00	11	22	33	0x20-3			D2	D3
0x04-7	44	55	66	77	0x24-7	D4	D5	D6	D7
0x08-B	88	99	AΑ	ВВ	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	5A	4A	0x30-3	ВА	0Α	ВА	0Α
0x14-7	1B	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	FC	0C	FC	0C

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register 0x08; translate virtual address 0x00B

D2 D3
D6 D7
AB BC
EF F0
BA 0A
DB 0B
EC 0C
FC 0C

physical addresses	byt	es				physical ddresses	byt	es
0x00-3	00	11	22	33	0	x20-3	D0	D1
0x04-7	44	55	66	77	0	x24-7	D4	D5
0x08-B	88	99	AA	ВВ	0	x28-B	89	9A
0x0C-F	CC	DD	EE	FF	0	x2C-F	CD	DE
0x10-3	1A	2A	ЗА	4A	0	x30-3	ВА	0A
0x14-7	1В	2B	3B	4B	0	x34-7	DB	0B
0x18-B	1C	2C	3C	4C	0	x38-B	EC	0C
0x1C-F	1C	2C	3C	4C	0	x3C-F	FC	0C

physical addresses	byte	es			phy addr	/sical esses	byt	es		
0x00-3			22	33		20-3			D2	D3
0x04-7	44	55	66	77	0x2	4-7	D4	D5	D6	D7
0x08-B	88	99	AA	ВВ	0x2	8-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0x2	C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x3	80-3	ВА	0A	ВА	0A
0x14-7	1B	2B	3B	4B	0x3	4-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x3	8-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3	C-F	FC	0C	FC	0C

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register 0x08; translate virtual address 0x00B

physical addresses	byt	es		
0x00-3			22	33
0x04-7	44	55	66	77
0x08-B	88	99	AΑ	ВВ
0x0C-F	CC	DD	EE	FF
0x10-3	1A	2A	ЗА	4A
0x14-7				
0x18-B	1C	2C	3C	4C
0x1C-F	1C	2C	3C	4C

physical bytes addresses 0x20-3 D0 D1 D2 D3 0x24-7 D4 D5 D6 D7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C

physical addresses	byt	es			physical addresses	byt	es		
0x00-3			22	33	0x20-3			D2	D3
0x04-7	44	55	66	77	0x24-7	D4	D5	D6	D7
0x08-B	88	99	AΑ	ВВ	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	ΕE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	3A	4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1В	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	FC	0C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

_		•	_		-				
physical addresses	hvtes			р	hysical dresses	byt	es		
addresses				ad	dresses	Dy c			
0x00-3		. 22	33		x20-3			D2	D3
0x04-7	44 55	66	77	0)	x24-7	D4	E5	D6	E7
0x08-B	88 99	) AA	ВВ	0)	x28-B	89	9A	ΑB	ВС
0x0C-F	CC DE	) EE	FF	0)	x2C-F	CD	DE	EF	F0
0x10-3	1A 2 <i>P</i>	\ 3A	4A	0)	x30-3	ВА	0A	ВА	0A
0x14-7	1B 2E	3B	4B	0)	x34-7	DB	0B	DB	0B
0x18-B	1C 2C	3C	4C	0)	x38-B	EC	0C	EC	0C
0x1C-F	AC BC	DC	EC	0)	x3C-F	FC	0C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

0			•				
physical addresses	hvtes		physical addresses	byt	es		
addresses			_ addresses				
0x00-3		22 33	0x20-3	D0	E1	D2	D3
0x04-7	44 55	66 77	0x24-7	D4	E5	D6	E7
0x08-B	88 99	AA BB	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC DD	EE FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A 2A	3A 4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1B 2E	3B 4B	0x34-7	DB	0B	DB	0B
0x18-B	1C 2C	3C 4C	0x38-B	EC	0C	EC	0C
0x1C-F	AC BC	DC EC	0x3C-F	FC	0C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

0			•				
physical addresses	hvtes		physical addresses	byt	es		
addresses			_ addresses				
0x00-3		22 33	0x20-3	D0	E1	D2	D3
0x04-7	44 55	66 77	0x24-7	D4	E5	D6	E7
0x08-B	88 99	AA BB	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC DD	EE FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A 2A	3A 4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1B 2E	3B 4B	0x34-7	DB	0B	DB	0B
0x18-B	1C 2C	3C 4C	0x38-B	EC	0C	EC	0C
0x1C-F	AC BC	DC EC	0x3C-F	FC	0C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

0			•	
physical addresses	bytes		physical addresses	bytes
addresses			addresses	
0x00-3	00 11	22 33		D0 E1 D2 D3
0x04-7	44 55	66 77	0x24-7	D4 E5 D6 E7
0x08-B	88 99	AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD	EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A	3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B	3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C	3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	AC BC	DC EC	0x3C-F	FC 0C FC 0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

physical addresses	byte	es			;	physica addresse	byt	es		
0x00-3			22	33		0x20-3			D2	D3
0x04-7	44	55	66	77		0x24-	7D4	E5	D6	E7
0x08-B	88	99	AΑ	ВВ		0x28-E	389	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF		0x2C-I	CD	DE	EF	F0
0x10-3	1A	2A	3A	4A		0x30-3	BA	0A	ВА	0Α
0x14-7	1B	2B	3B	4B		0x34-7	7 DB	0B	DB	0B
0x18-B	1C	2C	3C	4C		0x38-E	BEC	0C	EC	0C
0x1C-F	AC	ВС	DC	EC		0x3C-I	FC	0C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

0		- 0	
physical addresses	hytes		physical bytes addresses
addresses			addresses
0x00-3		22 33	0x20-3D0 E1 D2 D3
0x04-7	44 55	66 77	0x24-7D4 E5 D6 E7
0x08-B	88 99	AA BB	0x28-B89 9A AB BC
0x0C-F	CC DD	EE FF	0x2C-FCD DE EF F0
0x10-3	1A 2A	3A 4A	0x30-3BA 0A BA 0A
0x14-7	1B 2B	3B 4B	0x34-7DB 0B DB 0B
0x18-B	1C 2C	3C 4C	0x38-BEC 0C EC 0C
0x1C-F	AC BC	DC EC	0x3C-FFC 0C FC 0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused


physical addresses	byte	es			;	physica addresse	byt	es		
0x00-3			22	33		0x20-3			D2	D3
0x04-7	44	55	66	77		0x24-	7D4	E5	D6	E7
0x08-B	88	99	AΑ	ВВ		0x28-E	389	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF		0x2C-I	CD	DE	EF	F0
0x10-3	1A	2A	3A	4A		0x30-3	BA	0A	ВА	0Α
0x14-7	1B	2B	3B	4B		0x34-7	7 DB	0B	DB	0B
0x18-B	1C	2C	3C	4C		0x38-E	BEC	0C	EC	0C
0x1C-F	AC	ВС	DC	EC		0x3C-I	FC	0C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

physical	م عد دما	_		,	phy	, sical				
physical addresses	byte	es 			phy addre					
0x00-3	00	11	22	33	0x2	0-3	D0	E1	D2	D3
0x04-7	44	55	66	77	0x2	4-7	D4	E5	D6	E7
0x08-B	88	99	AΑ	ВВ	0x2	8-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0x2	C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x3	0-3	ВА	0A	ВА	0Α
0x14-7	1B	2B	3B	4B	0x3	4-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x3	8-B	EC	0C	EC	0C
0x1C-F	AC	BC	DC	EC	0x3	C-F	FC	0C	FC	0C


### space on demand

Program Memory




### space on demand

Program Memory



#### space on demand

Program Memory



### allocating space on demand

%rsp = 0x7FFFC000

```
...
// requires more stack space
A: pushq %rbx

B: movq 8(%rcx), %rbx
C: addq %rbx, %rax
...
```

VPN	valid?	physical
VIIV	valiu:	page
•••	•••	•••
0x7FFFB	0	
0x7FFFC	1	0x200DF
0x7FFFD	1	0x12340
0x7FFFE	1	0x12347
0x7FFFF	1	0x12345
•••	•••	•••

#### allocating space on demand

%rsp = 0x7FFFC000

```
// requires more stack space
A: pushq %rbx
page fault!
B: movq 8(%rcx), %rbx
C: addq %rbx, %rax
...
```

VPN	valid?	physical page
VIIN	valiu:	page
•••	•••	•••
0x7FFFB	0	
0x7FFFC	1	0x200DF
0x7FFFD	1	0x12340
0x7FFFE	1	0x12347
0x7FFFF	1	0x12345
•••	•••	•••

pushq triggers exception hardware says "accessing address 0x7FFBFF8" OS looks up what's should be there — "stack"

#### allocating space on demand

%rsp = 0x7FFFC000

```
// requires more stack space
A: pushq %rbx restarted

B: movq 8(%rcx), %rbx
C: addq %rbx, %rax
...
```

VPN	valid?	physical page
VIIN	valiu:	page
•••	•••	•••
0x7FFFB	1	0x200D8
0x7FFFC	1	0x200DF
0x7FFFD	1	0x12340
0x7FFFE	1	0x12347
0x7FFFF	1	0x12345
•••	•••	•••

in exception handler, OS allocates more stack space OS updates the page table then returns to retry the instruction

## allocating space on demand

note: the space doesn't have to be initially empty

only change: load from file, etc. instead of allocating empty page

loading program can be merely creating empty page table everything else can be handled in response to page faults no time/space spent loading/allocating unneeded space

#### mmap

```
Linux/Unix has a function to "map" a file to memory
int file = open("somefile.dat", O_RDWR);
    // data is region of memory that represents file
char *data = mmap(..., file, 0);
   // read byte 6 from somefile.dat
char seventh_char = data[6];
   // modifies byte 100 of somefile.dat
data[100] = 'x';
    // can continue to use 'data' like an array
```

## swapping almost mmap

```
access mapped file for first time, read from disk (like swapping when memory was swapped out)
```

write "mapped" memory, write to disk eventually (like writeback policy in swapping) use "dirty" bit

extra detail: other processes should see changes all accesses to file use same physical memory

## Linux maps: list of maps

```
$ cat /proc/self/maps
00400000-0040b000 r-xp 00000000 08:01 48328831
                                                        /bin/cat
0060a000-0060b000 r-p 0000a000 08:01
                                                        /bin/cat
0060b000-0060c000 rw-p 0000b000 08:01 48328831
                                                         /bin/cat
01974000 - 01995000 \text{ rw-p} 00000000 00:00 0
                                                        [heap]
7f60c718b000_7f60c7490000
                                                         /usr/lih/locale/locale—archive
7f60c749 PCB contains list of struct vm_area_struct with:
                                                                           u/libc-2.1
7f60c764
                                                                            u/libc-2.1
        (shown in this output):
7f60c784
                                                                            u/libc-2.1
7f60c785
                                                                            u/libc-2.1
           virtual address start, end
7f60c785
7f60c785
                                                                            u/ld-2.19.s
           permissions
7f60c7a3
7f60c7a7
           offset in backing file (if any)
7f60c7a7
                                                                            u/ld-2.19.s
           pointer to backing file (if any)
                                                                            u/ld-2.19.s
7f60c7a7
7f60c7a7
7ffc5d2b
7ffc5d3t
        (not shown):
7ffc5d3t
ffffffff
           info about sharing of non-file data
```

### swapping

early motivation for virtual memory: swapping

using disk (or SSD, ...) as the next level of the memory hierarchy how our textbook and many other sources presents virtual memory

OS allocates program space on disk own mapping of virtual addresses to location on disk

DRAM is a cache for disk

### swapping

early motivation for virtual memory: swapping

using disk (or SSD, ...) as the next level of the memory hierarchy how our textbook and many other sources presents virtual memory

OS allocates program space on disk own mapping of virtual addresses to location on disk

DRAM is a cache for disk

## swapping versus caching

"cache block" pprox physical page

#### fully associative

every virtual page can be stored in any physical page

replacement/cache misses managed by the OS

normal cache hits happen in hardware

hardware's page table lookup common case that needs to be very fast

### swapping components


```
"swap in" a page — exactly like allocating on demand!
    OS gets page fault — invalid in page table
    check where page actually is (from virtual address)
    read from disk
    eventually restart process
"swap out" a page
    OS marks as invalid in the page table(s)
    copy to disk (if modified)
```


HDD reads and writes: milliseconds to tens of milliseconds minimum size: 512 bytes writing tens of kilobytes basically as fast as writing 512 bytes


HDD reads and writes: milliseconds to tens of milliseconds minimum size: 512 bytes writing tens of kilobytes basically as fast as writing 512 bytes


HDD reads and writes: milliseconds to tens of milliseconds minimum size: 512 bytes writing tens of kilobytes basically as fast as writing 512 bytes


HDD reads and writes: milliseconds to tens of milliseconds minimum size: 512 bytes writing tens of kilobytes basically as fast as writing 512 bytes














#### page tricks generally

deliberately make program trigger page/protection fault

but don't assume page/protection fault is an error

have seperate data structures represent logically allocated memory e.g. "addresses 0x7FFF8000 to 0x7FFFFFFFF are the stack" might talk about Linux data structures later (book section 9.7)

page table is for the hardware and not the OS

## hardware help for page table tricks

information about the address causing the fault
e.g. special register with memory address accessed
harder alternative: OS disassembles instruction, look at registers

(by default) rerun faulting instruction when returning from exception

precise exceptions: no side effects from faulting instruction or after e.g. pushq that caused did not change %rsp before fault e.g. instructions reordered after faulting instruction not visible

# backup slides