
last time

multi-level page tables

each level: single page table index = part of virtual page number use virtual page number from MSB to LSB check valid bits at each level later levels omitted if there would be no valid entries

lab this week












Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)
























the place of cache (1)



memory hierarchy goals

```
performance of the fastest (smallest) memory
hide 100x latency difference? 99+% hit (= value found in cache) rate
capacity of the largest (slowest) memory
```

memory hierarchy assumptions

temporal locality

"if a value is accessed now, it will be accessed again soon" caches should keep recently accessed values

spatial locality


"if a value is accessed now, adjacent values will be accessed soon" caches should store adjacent values at the same time

natural properties of programs — think about loops

locality examples

```
double computeMean(int length, double *values) {
    double total = 0.0;
    for (int i = 0; i < length; ++i) {</pre>
        total += values[i];
    return total / length;
}
temporal locality: machine code of the loop
spatial locality: machine code of most consecutive instructions
temporal locality: total, i, length accessed repeatedly
spatial locality: values[i+1] accessed after values[i]
```


split caches; multiple cores (one design)



hierarchy and instruction/data caches

typically separate data and instruction caches for L1

(almost) never going to read instructions as data or vice-versa avoids instructions evicting data and vice-versa can optimize instruction cache for different access pattern easier to build fast caches: that handles less accesses at a time



decision: divide memory into two-byte blocks put exactly one of these blocks in the cache

Cache

value


00 00

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	•••

read byte at 01011?

Cache	Memory	
value	addresses	bytes
00 00	00000-00001	00 11
	00010-00011	22 33
	00100-00101	55 55
	00110-00111	66 77
	01000-01001	88 99
	01010-01011	AA BB
	01100-01101	CC DD
	01110-01111	EE FF
	10000-10001	F0 F1
	•••	•••


read byte at 01011?



read byte at 01011? invalid, fetch

Cache		Memory		
valid	value	addresses	bytes	
1	AA BB	00000-00001	00 11	
		00010-00011	22 33	
		00100-00101	55 55	
		00110-00111	66 77	
		01000-01001	88 99	
		01010-01011	AA BB	
		01100-01101	CC DD	
		01110-01111	EE FF	
		10000-10001	F0 F1	
		•••	•••	

read byte at 01011?



read byte at 01011?

Cache				
valid tag value				
1	0101	AA BB		

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	•••

read byte at 01011?


Cache			
valid	tag	value	
1	0101	AA BB	

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	•••

read byte at 01011?

Cache			
valid	tag	value	
1	0101	AA BB	

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	•••



10000-10001

F0 F1

read byte at 01011?


Memory Cache value addresses bytes 00 00 00 11 00000-00001 00 00 00010-00011 22 33 00 00 00100-00101 55 55 66 77 00 00 00110-00111 01000-01001 88 99 cache block: 2 bytes 01010-01011 AA BB 01100-01101 CC DD 01110-01111 EE FF

10000-10001

F0 F1


read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?

exactly one place for each address spread out what can go in a block




read byte at 01011?


exactly one place for each address spread out what can go in a block




read byte at 01011?



read byte at 01011? invalid, fetch



read byte at 01011? invalid, fetch



read byte at 01011? invalid, fetch

\mathcal{C}	2/	~k	۵,
C	a(cr	ıe

index	valid	tag	value
00	0	00	00 00
01	1	01	AA BB
10	0	00	00 00
11	0	00	00 00

cache block: 2 bytes direct-mapped

Memory

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	•••

1

terminology

```
row = set
```

preview: change how much is in a row

Tag-Index-Offset (TIO)

```
address 001111 (stores value 0xFF) cache tag index offset
```

- 2 byte blocks, 4 sets
- 2 byte blocks, 8 sets
- 4 byte blocks, 2 sets

2	byte	blocks,	4	sets
---	------	---------	---	------

index
00
01
10
11

valid	tag	value		
1	000	00 11		
1	001	AA BB		
0				
1	001	EE FF		

4 byte blocks, 2 sets

index 0 1

valid	tag	value
1	000	00 11 22 33
1	001	CC DD EE FF

2 byte blocks, 8 sets

= by to blocks, o sets						
index	valid	tag	value			
000	1	00	00 11			
001	1	01	F1 F2			
010	0					
011	0					
100	0					
101	1	00	AA BB			
110	0					
111	1	00	EE FF			

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets			1
2 byte blocks, 8 sets			1

4 byte blocks, 2 sets

2 byte blocks, 4 sets				2 byte blocks, 8 sets					
index	valid	tag	value			indov	valid	tan	value
00	1	000	00 11	$\overline{}$	$^{1}2 =$	$pprox 2^1$ byte	es in	block	00 11
01	1	001	AA BB		1 1	_		1 1 .	F1 F2
10	0				1 bit to say which byte				
11	1	001	EE FF			011	0		
4 byte blocks, 2 sets									
	•					101	1	00	AA BB
index	valid	tag		lue		110	0		
0	1	000	00 11	22 3	3		-	00	
1	1	001	CC DD	EE F	F	111		00	EE FF

2 byte blocks, 4 sets

index

address 001111 (stores value 0xFF)
cache tag index offset

2 byte blocks, 4 sets
2 byte blocks, 8 sets
4 byte blocks, 2 sets

1

= = = = = = = = = = = = = = = = = = = =						
valid	l	tag	value		index	
1		000	00 11		000	
1		001	AA BB		001	
0		4 =	2^2 byte	s in blo	ck	
1			$4=2^2$ bytes in blo			
4 b	yte	2 bit	ts to sa	y which	•	
valid	ı	tag	va	и́е	101	
1		000	00 11	22 33	110	
1		001	CC DD EE FF		111	

2 byte blocks, 8 sets					
(valid	tag	value		
	1	00	00 11		
_	1	01	F1 F2		
	0				
	0				
9	0				
	1	00	AA BB		
	0				
	1	00	EE FF		


address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets			1
4 byte blocks, 2 sets		1	11

2 byte blocks, 4 sets				2	byte bl	ocks, 8	sets	
index	valid	tag	value		index	valid	tag	value
00	1	000	00 11) [000	1	00	00 11
01	1	001	AA BB		$2^2 = 4 \text{ sets}$			F1 F2
10	0							
11	1	001	EE FF)	2 bits to	inde	x set	
4 byte blocks, 2 sets								
index	valid		val		101	1	00	AA BB
	vallu	tag			110	0		
0	1	000	00 11	22 33	111	1	00	EE FF
1	1	001	CC DD	FF FF	111		00	LL II

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets		111	1
4 byte blocks, 2 sets		1	11



address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets		11	1
2 byte blocks, 8 sets		111	1
4 byte blocks, 2 sets		1	11

2 byte blocks, 4 sets

index
00
01
10
11

valid	tag	value
1	000	00 11
1	001	AA BB
0		
1	001	EE FF

index

4 byte blocks, 2 sets				
valid	tag	value		
1	000	00 11 22 33		
1	001	CC DD EE FF		

= 2,00 2.00.0, 0 0000					
index	valid	tag	val	ue	
000	1	00	00	11	
001	1	01	F1	F2	
010	0				
01 21 =	0				
10 2 =	=2 s	ets			
10 1 bi	t to	index	set	ВВ	
11 0	U			I	
111	1	00	EE	FF	

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	001	11	1
2 byte blocks, 8 sets	00	111	1
4 byte blocks, 2 sets	001	1	11

00	1	000	00 11
01	1	001	AA BB
10	0		
11	1	001	EE FF

4 byte blocks. 2 sets

i	ndex
(9
	1

valid	tag	value
1	000	00 11 22 33
1	001	CC DD EE FF

O buta blacks O sata

2 byte blocks, 8 sets						
index	valid	tag	value			
000	1	00	00 11			
001	1	01	F1 F2			
010	0					
011	0					
100	0					
101	1	00	AA BB			
110	0					
111	1	00	EE FF			

cache size

 $\label{eq:cache_size} \mbox{cache size} = \mbox{amount of } \mbox{\it data} \mbox{ in cache} \\ \mbox{not included metadata (tags, valid bits, etc.)}$

Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets

$$s$$
 (set) index bits

$$B = 2^b$$
 block size

$$m$$
 memory addreses bits

$$t = m - (s + b)$$
 tag bits

$$C = B \times S$$
 cache size (if direct-mapped)

Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets

$$s$$
 (set) index bits

$$B = 2^b$$
 block size

$$m$$
 memory addreses bits

$$t = m - (s + b)$$
 tag bits

$$C = B \times S$$
 cache size (if direct-mapped)

TIO: exercise

64-byte blocks, 128 set cache

stores $64 \times 128 = 8192$ bytes (of data)

if addresses 32-bits, then how many tag/index/offset bits?

which bytes are stored in the same block as byte from 0x1037?

- A. byte from 0x1011
- B. byte from 0x1021
- C. byte from 0x1035
- D. byte from 0x1041

2 byte blocks, 4 sets

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

= 2,00 2.00.0, 1000					
index	valid	tag	value		
00	0				
01	0				
10	0				
11	0				

address (hex) result

000000000 (00)

00000001 (01)

01100011 (63)

01100001 (61)

01100010 (62)

000000000 (00)

01100100 (64)

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

 $2 \ {\rm byte} \ {\rm blocks}, \ 4 \ {\rm sets}$

2 byte biodite, 1 sets					
index	valid	tag	value		
00	0				
01	0				
10	0				
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)={\color{red}5}$ tag bits

addres	result		
00000	000	(00)	
00000	001	(01)	
01100	011	(63)	
01100	001	(61)	
01100	010	(62)	
00000	000	(00)	
01100	100	(64)	
ag ind	dex c	offset	-

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

 $2 \ {\rm byte} \ {\rm blocks}, \ 4 \ {\rm sets}$

2 byte blocks, 4 sets					
index	valid	tag	value		
00	0				
01	0				
10	0				
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

	address (hex)			result
	00000	000	(00)	miss
	00000	001	(01)	
	01100	011	(63)	
	01100	001	(61)	
	01100	010	(62)	
	00000	000	(00)	
	01100	100	(64)	
t	ag ind	dex c	ffset	-

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets				
index	valid	tag	value	
00	1	00000	mem[0x00]	
00		00000	mem[0x01]	
01	0			
10	0			
11	0			

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

address (hex)			result
00000	000	(00)	miss
00000	001	(01)	hit
01100	011	(63)	
01100	001	(61)	
01100	010	(62)	
00000	000	(00)	
01100	100	(64)	
ag ind	dex c	ffset	_

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets					
index	valid	tag	value		
00	1	00000	mem[0x00]		
		00000	mem[0x01]		
01	0				
10	0				
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

addres	s (he	ex)	result
00000	000	(00)	miss
00000	001	(01)	hit
01100	011	(63)	miss
01100	001	(61)	
01100	010	(62)	
00000	000	(00)	
01100	100	(64)	
tag ind	dex c	ffset	_

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets					
index	valid	tag	value		
00	1	00000	mem[0x00]		
00		00000	mem[0x01]		
01	1	01100	mem[0x62]		
OI			mem[0x63]		
10	0				
10					
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

addres	address (hex)				
00000	000	(00)	miss		
00000	001	(01)	hit		
01100	011	(63)	miss		
01100	001	(61)	miss		
01100	010	(62)			
00000	000	(00)			
01100	100	(64)			
ag ind	dex c	ffset	_		

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets				
index	valid	tag	value	
00	1	01100	mem[0x60]	
00		01100	mem[0x61]	
01	1	01100	mem[0x62]	
OI			mem[0x63]	
10	0			
10				
11	0			
**				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

add	res	s (I	he	x)	result
000	000	00	0	(00)	miss
000	00	00	1	(01)	hit
011	.00	01	1	(63)	miss
011	.00	00	1	(61)	miss
011	00	01	0	(62)	hit
000	000	00	0	(00)	
011	.00	10	0	(64)	
ag	ind	dex	0	ffset	_

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets				
index	valid	tag	value	
00	1	01100	mem[0x60]	
00		01100	mem[0x61]	
01	1	01100	mem[0x62]	
OI			mem[0x63]	
10	0			
10				
11	0			

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

addres	address (hex)				
00000	000	(00)	miss		
00000	001	(01)	hit		
01100	011	(63)	miss		
01100	001	(61)	miss		
01100	010	(62)	hit		
00000	000	(00)	miss		
01100	100	(64)			
ag in	dex c	ffset			

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

2 byte blocks, 4 sets				
index	valid	tag	value	
00	1	00000	mem[0x00]	
00		00000	mem[0x01]	
01	1	01100	mem[0x62]	
01	_	01100	mem[0x63]	
10	0			
10				
11	0			

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

addres	result		
00000	000	(00)	miss
00000	001	(01)	hit
01100	011	(63)	miss
01100	001	(61)	miss
01100	010	(62)	hit
00000	000	(00)	miss
01100	100	(64)	miss
ag ind	dex o	ffset	

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets					
index	valid	tag	value		
00	1	00000	mem[0x00]		
00		00000	mem[0x01]		
01	1	01100	mem[0x62]		
OI	_		mem[0x63]		
10	1	01100	mem[0x64]		
10		01100	mem[0x65]		
11	0				

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
0110001 <mark>0</mark> (62)	hit
00000000 (00)	miss
0110010 <mark>0</mark> (64)	miss
ag index offset	

tag index offset

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $S=4=2^s$ sets $s=2$ (set) index bits

]
]
]
]
]
]

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

addres		x)	result
00000	000	(00)	miss
00000	001	(01)	hit
01100	011	(63)	miss
01100	001	(61)	miss
01100	010	(62)	hit
00000	000	(00)	miss
01100	100	(64) ffset	miss

 $B=2=2^b$ byte block size b=1 (block) offset bits $S=4=2^s$ sets s=2 (set) index bits

2 byte blocks, 4 sets						
index	valid	tag	value			
00	1	00000	mem[0x00]			
00	_	00000	mem[0x01]			
01	1	01100	mem[0x62]			
OI	_	01100	mem[0x63]			
10	1	01100	mem[0x64]			
mi mi	ss cai	used by	conflict ⁶⁵]			
11	0					

$$m=8$$
 bit addresses $t=m-(s+b)=5$ tag bits

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

byte blocks, 4 sets

		,	,
index	valid	tag	value
00			
01			
10			
11			

4 byte blocks, 4 sets

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

1 2 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5				
index	valid	tag	value	
00				
01				
10				
11				

how is the 8-bit address 61 (01100001) split up into tag/index/offset?

b block offset bits; $B=2^b$ byte block size; s set index bits; $S=2^s$ sets ; t=m-(s+b) tag bits (leftover

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

byte blocks, 4 sets

		,	,
index	valid	tag	value
00			
01			
10			
11			

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

byte blocks, 4 sets

		,	,
index	valid	tag	value
00			
01			
10			
11			

4 byte blocks, 4 sets

address (hex)	result
00000000 (00)	
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

i by to blocks, i bots				
index	valid	tag	value	
00				
01				
10				
11				

exercise: which accesses are hits?

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

exericse: what data cache accesses does this function do?

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
exericse: what data cache accesses does this function do?
    4-byte read of scaleFactor
    8-byte read of return address
```

possible scaleFactor use

```
for (int i = 0; i < size; ++i) {
    array[i] = scaleByFactor(array[i]);
}</pre>
```

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag		
index		
offset		

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag		0xd7
index	0x10e	0x10e
offset	0x38	0×20

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag	0xfffffffc	0xd7
	0x10e	0x10e
offset	0x38	0×20

conflict miss coincidences?

obviously I set that up to have the same index have to use exactly the right amount of stack space...

but one of the reasons we'll want something better than direct-mapped cache


C and cache misses (warmup 1)

```
int array[4];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?

some possiblities



Q1: how do cache blocks correspond to array elements? not enough information provided!

aside: alignment

compilers and malloc/new implementations usually try align values align = make address be multiple of something

most important reason: don't cross cache block boundaries

C and cache misses (warmup 2)

```
int array[4];
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
odd_sum += array[1];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

Assume array[0] at beginning of cache block.

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?

C and cache misses (warmup 3)

```
int array[8];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
even_sum += array[4];
odd_sum += array[5];
even_sum += array[6];
odd_sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny), and array[0] at beginning of cache block.

How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?

C and cache misses (warmup 4a)

```
int array[8]; /* assume aligned */
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
even_sum += array[4];
even_sum += array[6];
odd_sum += array[1];
odd_sum += array[3];
odd_sum += array[5];
odd_sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?


C and cache misses (warmup 4b)

```
int array[8]; /* assume aligned */
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[3];
even_sum += array[6];
odd_sum += array[1];
even_sum += array[4];
odd_sum += array[7];
even_sum += array[2];
odd_sum += array[5];
```


Assume everything but array is kept in registers (and the compiler does not do anything funny).


How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?

mapping of sets to memory (direct-mapped)




mapping of sets to memory (direct-mapped)





mapping of sets to memory (direct-mapped)



C and cache misses (warmup 5)

```
int array[1024]; /* assume aligned */ int even = 0, odd = 0;
even += array[0];
even += array[2];
even += array[512];
even += array[514];
odd += array[1];
odd += array[3];
odd += array[511];
odd += array[513];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

observation: array[0] and array[512] exactly 2KB apart

How many data cache misses on a 2KB direct mapped cache with 16B blocks?

C and cache misses (warmup 6)

```
int array[1024]; /* assume aligned */ int even = 0, odd = 0;
even += array[0];
even += array[2];
even += array[500];
even += array[502];
odd += array[1];
odd += array[3];
odd += array[501];
odd += array[503];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2KB direct mapped cache with 16B blocks?

misses with skipping

```
int array1[512]; int array2[512];
...
for (int i = 0; i < 512; i += 1)
    sum += array1[i] * array2[i];
}</pre>
```

Assume everything but array1, array2 is kept in registers (and the compiler does not do anything funny).

About how many data cache misses on a 2KB direct-mapped cache with 16B cache blocks?

Hint: depends on relative placement of array1, array2

best/worst case

```
array1[i] and array2[i] always different sets:
```

= distance from array1 to array2 not multiple of # sets \times bytes/set 2 misses every 4 i blocks of 4 array1[X] values loaded, then used 4 times before loading next block (and same for array2[X])

array1[i] and array2[i] same sets:

= distance from array1 to array2 is multiple of # sets \times bytes/set 2 misses every i block of 4 array1[X] values loaded, one value used from it, then, block of 4 array2[X] values replaces it, one value used from it, ...


worst case in practice?

two rows of matrix?

often sizeof(row) bytes apart


if the row size is multiple of number of sets \times bytes per block, oops!

simulated misses: BST lookups




(simulated 16KB direct-mapped data cache; excluding BST setup)

actual misses: BST lookups




(actual 32KB more complex data cache) (only one set of measurements + other things on machine + excluding initial load)

simulated misses: matrix multiplies



(simulated 16KB direct-mapped data cache; excluding initial load)

actual misses: matrix multiplies



(actual 32KB more complex data cache; excluding matrix initial load) (only one set of measurements + other things on machine)

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	0			0		
1	0			0		

multiple places to put values with same index avoid misses from two active values using same set ("conflict misses")

index	valid	tag	value	valid	tag	value
0	0		set 0	0		
1	0		set 1	0		

index	valid	tag	value	valid	tag	value
0	0	— way 0 ———		0	— way 1 ——	
1	0	— wa	y U ————	0	wa	у 1

index	valid	tag	value	valid	tag	value
0	0			0		
1	0			0		

$$m=8$$
 bit addresses $S=2=2^s$ sets $s=1$ (set) index bits

$$B=2=2^b$$
 byte block size $b=1$ (block) offset bits $t=m-(s+b)=6$ tag bits

index			value	valid	tag	value
0	1	000000	mem[0x00] mem[0x01]	0		
1	0			0		

address	(hex)	result
000000	00 (00)	miss
000000	01 (01)	
011000	11 (63)	
011000	01 (61)	
011000	10 (62)	
000000	00 (00)	
	00 (64)	
tag ind	exoffset	_

index			value	valid	tag	value
0	1	000000	mem[0x00] mem[0x01]	0		
1	0			0		

address (he	ex)	result
0000000	(00)	miss
00000001	(01)	hit
01100011	(63)	
01100001	(61)	
01100010	(62)	
0000000	(00)	
01100100		
tag indexo	offset	-

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	1	00000	mem[0x00] mem[0x01]	0		
U		000000	mem[0x01]	0		
1	1	011000	mem[0x62] mem[0x63]	0		
1	Т	1 011000	mem[0x63]	0		

address (hex)	result
0000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	
tag indexoffset	

ag indexoffset

index			value	valid	0	value
0 1	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]	+		mem[0x61]
1	1 011000 mem	mem[0x62]	0			
Τ.		011000	mem[0x63]			

address	(hex)	result
000000	00 (00)	miss
000000	01 (01)	hit
011000	11 (63)	miss
011000	01 (61)	miss
011000	10 (62)	
000000	00 (00)	
011001	00 (64)	
tag ind	exoffset	-

index	I		value	valid	tag	value
0 1		000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]
0 1		00000	mem[0x01]		011000	mem[0x61]
1 1		011000	mem[0x62] mem[0x63]	0		
1	Т	011000	mem[0x63]	0		

address	(hex)	result
000000	00 (00)	miss
000000	01 (01)	hit
011000	11 (63)	miss
011000	01 (61)	miss
011000	10 (62)	hit
000000	00 (00)	
011001	00 (64)	
tag ind	exoffset	

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0 1	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]
		000000	mem[0x01]		011000	mem[0x61]
1 1	1	011000	mem[0x62] mem[0x63]	0		
	Т	011000	mem[0x63]			

address (hex	()	result
0000000	(00)	miss
00000001	(01)	hit
01100011	(63)	miss
01100001	(61)	miss
01100010	(62)	hit
0000000	(00)	hit
01100100	(64)	

tag indexoffset

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]
0 1		000000	mem[0x01]		011000	mem[0x61]
1	1	011000	mem[0x62]	0		
1		011000	mem[0x62] mem[0x63]	ا ا		

address (hex)	result	
00000000 (00)	miss	
00000001 (01)	hit	
01100011 (63)	miss	
	miss	
01100010 (62)	hit nee	ds to replace block in set 0!
00000000 (00)	hit	
01100100 (64)	miss	
tag indexoffset		

4(

2-way set associative, 2 byte blocks, 2 sets

index			value	valid	tag	value
0 1	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60]
		000000	mem[0x01]			mem[0x61]
1	1	011000	mem[0x62] mem[0x63]	0		
	1	011000	mem[0x63]			

	1.
address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
01100010 (62)	hit
00000000 (00)	hit
01100100 (64)	miss

tag indexoffset


associative lookup possibilities

none of the blocks for the index are valid

none of the valid blocks for the index match the tag something else is stored there

one of the blocks for the index is valid and matches the tag

cache operation (associative)



replacement policies

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	val	ue	valid	tag	value
0	1	000000	mem[0 mem[0)x00])x01]	1	011000	mem[0x60] mem[0x61]
1	1	011000	mem[0 mem[0	x62] x63]	0		

address (hex) result

 $\frac{000}{200}$ how to decide where to insert 0x64?

OOO OOOOT (OI)) IIIL
01100011 (63)) miss
01100001 (61)) miss
01100010 (62)) hit
00000000 (00)) hit
01100100 (64)) miss

replacement policies

index	valid	tag	value	valid	tag	value	LRU
0	1	000000	mem[0x00] mem[0x01]	1	011000	mem[0x60] mem[0x61]	1
1	1	011000	mem[0x62] mem[0x63]	0			1

address (hex)	result	
00000000 (00)	mi trac	ck which block was read least recently
00000001 (01)		
01100011 (63)	mi	lated on every access
01100001 (61)	miss	
01100010 (62)	hit	
00000000 (00)	hit	
01100100 (64)	miss	

example replacement policies

actually works pretty well in practice

```
least recently used
     take advantage of temporal locality
     at least \lceil \log_2(E!) \rceil bits per set for E-way cache
           (need to store order of all blocks)
approximations of least recently used
     implementing least recently used is expensive
     really just need "avoid recently used" — much faster/simpler
     good approximations: E to 2E bits
first-in, first-out
     counter per set — where to replace next
(pseudo-)random
     no extra information!
```

associativity terminology

direct-mapped — one block per set

E-way set associative — E blocks per set E ways in the cache

fully associative — one set total (everything in one set)

Tag-Index-Offset formulas


m memory addreses bits E number of blocks per set ("ways") $S=2^s$ number of sets s (set) index bits


 $B=2^b$ block size


b (block) offset bits


t = m - (s + b) tag bits

 $C = B \times S \times E$ cache size (excluding metadata)









misses with skipping

```
int array1[512]; int array2[512];
...
for (int i = 0; i < 512; i += 1)
    sum += array1[i] * array2[i];
}</pre>
```

Assume everything but array1, array2 is kept in registers (and the compiler does not do anything funny).

About how many data cache misses on a 2KB direct-mapped cache with 16B cache blocks?

Hint: depends on relative placement of array1, array2

How about on a two-way set associative cache?

C and cache misses (assoc)

```
int array[1024]; /* assume aligned */
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
even_sum += array[512];
even_sum += array[514];
odd_sum += array[1];
odd_sum += array[3];
odd_sum += array[511];
odd sum += array[513];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

opbservation: array[0], array[256], array[512], array[768] in same set

How many data cache misses on a 2KB 2-way set associative cache with 16B blocks

C and cache misses (assoc)


```
int array[1024]; /* assume aligned */
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[256];
even_sum += array[512];
even_sum += array[768];
odd_sum += array[1];
odd_sum += array[257];
odd_sum += array[513];
odd sum += array[769];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).


observation: array[0], array[256], array[512], array[768] in same set

How many data cache misses on a 2KB 2-way set associative cache with 16B blocks?

simulated misses: BST lookups



simulated misses: matrix multiplies



handling writes

what about writing to the cache?

two decision points:

```
if the value is not in cache, do we add it?

if yes: need to load rest of block — write-allocate
```

if no: missing out on locality? write-no-allocate

if value is in cache, when do we update next level?

if immediately: extra writing write-through

if later: need to remember to do so write-back

allocate on write?

processor writes less than whole cache block

block not yet in cache

two options:

write-allocate

fetch rest of cache block, replace written part (then follow write-through or write-back policy)

write-no-allocate

don't use cache at all (send write to memory *instead*) guess: not read soon?

allocate on write?

processor writes less than whole cache block

block not yet in cache

two options:


write-allocate


fetch rest of cache block, replace written part (then follow write-through or write-back policy)

write-no-allocate


don't use cache at all (send write to memory *instead*) guess: not read soon?


option 1: write-allocate







option 1: write-allocate









option 2: write-no-allocate







option 2: write-no-allocate




option 1: write-through







option 1: write-through





option 2: write-back





option 2: write-back





writeback policy

changed value!

2-way set associative, 4 byte blocks, 2 sets

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1		mem[0x60]* mem[0x61]*		1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

1 =dirty (different than memory) needs to be written if evicted

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]		1		mem[0x60] mem[0x61]		1
1	1		mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04? index 0, tag 000001

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]	0	1	011000	mem[0x60] mem[0x61]	* * 1	1
1	1		mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]	0	1	011000	mem[0x60] mem[0x61]	* 1	1
1	1		mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

step 2: possibly writeback old block

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1		mem[0x00] mem[0x01]	0	1	000001	0xFF mem[0x05]	1	0
1	1		mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

step 2: possibly writeback old block

step 3a: read in new block – to get mem[0x05]

step 3b: update LRU information

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60] mem[0x61]	* 1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

writing $\widehat{0x}FF$ into address 0x04?

step 1: is it in cache yet?

step 2: no, just send it to memory

exercise (1)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40] mem[0x41]	* 1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32] mem[0x33]	* 1	1

for each of the following accesses, performed alone, would it require (a) reading a value from memory (or next level of cache) and (b) writing a value to the memory (or next level of cache)?

writing 1 byte to 0x33 reading 1 byte from 0x52 reading 1 byte from 0x50

exercise (2)


2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

for each of the following accesses, performed alone, would it require (a) reading a value from memory and (b) writing a value to the memory?

writing 1 byte to 0x33 reading 1 byte from 0x52 reading 1 byte from 0x50

fast writes



write appears to complete immediately when placed in buffer memory can be much slower

cache tradeoffs briefly

deciding cache size, associativity, etc.?

lots of tradeoffs:

more cache hits v. slower cache hits? faster cache hits v. fewer cache hits? more cache hits v. slower cache misses? ...

details depend on programs run


how often is same block used again? how often is same index bits used?

simulation to assess impact of designs

another view



two-level page table lookup



cache accesses and multi-level PTs


four-level page tables — five cache accesses per program memory access

L1 cache hits — typically a couple cycles each?

so add 8 cycles to each program memory access?

not acceptable

program memory active sets



0x7F...

small areas of memory active at a time one or two pages in each area?

0x0000 0000 0040 0000

page table entries and locality

page table entries have excellent temporal locality

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains whole functions, arrays, stack frames, etc.

page table entries and locality

page table entries have excellent temporal locality

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains whole functions, arrays, stack frames, etc.

needed page table entries are very small

caled a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

caled a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB	
physical addresses	virtual page numbers	
bytes from memory	page table entries	
tens of bytes per block	one page able entry per block	
usually thousands of block	usually te is of entries	
only caches th	only caches the page table lookup itself	
(generally) jus	t entries from the last-level page tables	

caled a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache		TLB	
physical addresses		virtual page numbers	
bytes from memory		page table entries	
tens of bytes per block		one page table entry per block	
usually thousands of blocks virtual page nur		usuraly tens of entries	
	virtual page nur	nber divided into	
	index + tag		

caled a **TLB** (translation lookaside buffer)

very small cache of page table entries

TLB
virtual page numbers
page table entries
one page table entry per block
usually tens of entries

not much spatial locality between page table entries (they're used for kilobytes of data already)

caled a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

0 block offset bits

caled a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries
-	

few active page table entries at a time enables highly associative cache designs


TLB and multi-level page tables

TLB caches valid last-level page table entries


doesn't matter which last-level page table


means TLB output can be used directly to form address


TLB and two-level lookup





TLB and two-level lookup














exercise: TLB access pattern (setup)

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

how many index bits?

TLB index of virtual address 0x12345?

exercise: TLB access pattern

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

type	virtual	physical
read	0x440030	0x554030
write	0x440034	0x554034
read	0x7FFFE008	0x556008
read	0x7FFFE000	0x556000
read	0x7FFFDFF8	0x5F8FF8
read	0x664080	0x5F9080
read	0x440038	0x554038
write	0x7FFFDFF0	0x5F8FF0

which are TLB hits? which are TLB misses? final contents of TLB?

backup slides

arrays and cache misses (1)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2) {
    even_sum += array[i + 0];
    odd_sum += array[i + 1];
}</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 2KB direct-mapped cache with 16B cache blocks?

arrays and cache misses (2)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2)
    even_sum += array[i + 0];
for (int i = 0; i < 1024; i += 2)
    odd_sum += array[i + 1];</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 2KB direct-mapped cache with 16B cache blocks?

arrays and cache misses (2b)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2)
    even_sum += array[i + 0];
for (int i = 0; i < 1024; i += 2)
    odd_sum += array[i + 1];</pre>
```


Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 4KB direct-mapped cache with 16B cache blocks?

inclusive versus exclusive


L2 inclusive of L1

everything in L1 cache duplicated in L2 adding to L1 also adds to L2




L2 exclusive of L1

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache



inclusive versus exclusive



1.2 exclusive of 1.1

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2

inclusive policy: no extra work on eviction but duplicated data

easier to explain when $\mathsf{L}k$ shared by multiple $\mathsf{L}(k-1)$ caches?

inclusive versus exclusive

L2 inclusive of L1

everything in L1 cache duplicated in L2 adding to L1 also adds to L2


L2 cache

exclusive policy:
avoid duplicated data
sometimes called *victim cache*(contains cache eviction victims)

makes less sense with multicore

L2 exclusive of L1

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache





Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets

$$s$$
 (set) index bits

$$B = 2^b$$
 block size

$$m$$
 memory addreses bits

$$t = m - (s + b)$$
 tag bits

$$C = B \times S$$
 cache size (if direct-mapped)

Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S=2^s$$
 number of sets

$$s$$
 (set) index bits

$$B = 2^b$$
 block size

$$m$$
 memory addreses bits

$$t = m - (s + b)$$
 tag bits

$$C = B \times S$$
 cache size (if direct-mapped)

cache organization and miss rate

depends on program; one example:

SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

uata caciit	iniss rates.		
Cache size	direct-mapped	2-way	8-1

Cache size	direct-mapped	2-way	8-way	tully assoc.
1KB	8.63%	6.97%	5.63%	5.34%
2KB	5.71%	4.23%	3.30%	3.05%
4KB	3.70%	2.60%	2.03%	1.90%
16KB	1.59%	0.86%	0.56%	0.50%
64KB	0.66%	0.37%	0.10%	0.001%
128KB	0.27%	0.001%	0.0006%	0.0006%

cache organization and miss rate

depends on program; one example:

SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

data cache miss rates.

uata Caciic	illiss rates.			
Cache size	direct-mapped	2-way	8-way	fully assoc.
1KB	8.63%	6.97%	5.63%	5.34%
2KB	5.71%	4.23%	3.30%	3.05%
4KB	3.70%	2.60%	2.03%	1.90%
16KB	1.59%	0.86%	0.56%	0.50%
64KB	0.66%	0.37%	0.10%	0.001%
128KB	0.27%	0.001%	0.0006%	0.0006%

exercise (1)

initial cache: 64-byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
- B. quadrupling the number of sets
- C. quadrupling the number of ways/set

exercise (2)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

exercise (3)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

solution: don't require miss: 'prefetch' the value before it's accessed

remaining problem: how do we know what to fetch?

common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

common pattern with instruction fetches and array accesses

prefetching idea

look for sequential accesses

bring in guess at next-to-be-accessed value

if right: no cache miss (even if never accessed before)

if wrong: possibly evicted something else — could cause more misses

fortunately, sequential access guesses almost always right

C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int other_values[6];
} item;
item items[5];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 5; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 5; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

C and cache misses (4, rewrite)

```
int array[40]
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 40; i += 8)
    a_sum += array[i];
for (int i = 1; i < 40; i += 8)
    b_sum += array[i];</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny) and array starts at beginning of cache block.

How many data cache misses on a 2-way set associative 128B cache with 16B cache blocks and LRU replacement?

C and cache misses (4, solution pt 1)

```
ints 4 byte \rightarrow array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total
```

accessing 0, 8, 16, 24, 32, 1, 9, 17, 25, 33

C and cache misses (4, solution pt 1)

```
ints 4 byte \rightarrow array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total accessing 0, 8, 16, 24, 32, 1, 9, 17, 25, 33
```

C and cache misses (4, solution pt 2)

```
set 0 after (LRU first)
                                             result
access
array[0] —, array[0 to 3]
                                             miss
array[16] array[0 to 3], array[16 to 19]
                                             miss
                                                     6 misses for set 0
array[32] array[16 to 19], array[32 to 35]
                                             miss
array[1]
           array[32 to 35], array[0 to 3]
                                             miss
array[17]
           array[0 to 3], array[16 to 19]
                                             miss
           array[16 to 19], array[32 to 35]
array[32]
                                             miss
```

C and cache misses (4, solution pt 3)

```
access set 2 after (LRU first) result — —, — array[8] —, array[8 to 11] miss array[24] array[8 to 11], array[24 to 27] miss array[9] array[8 to 11], array[24 to 27] hit array[25] array[16 to 19], array[32 to 35] hit
```

C and cache misses (3)

```
typedef struct {
    int a_value, b_value;
    int other_values[10];
} item;
item items[5];
int a sum = 0, b sum = 0;
for (int i = 0; i < 5; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 5; ++i)
    b sum += items[i].b value;
observation: 12 ints in struct: only first two used
equivalent to accessing array[0], array[12], array[24], etc.
...then accessing array[1], array[13], array[25], etc.
```

C and cache misses (3, rewritten?)

```
int array[60];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 60; i += 12)
    a_sum += array[i];
for (int i = 1; i < 60; i += 12)
    b_sum += array[i];</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny) and array at beginning of cache block.

How many data cache misses on a 128B two-way set associative cache with 16B cache blocks and LRU replacement?

observation 1: first loop has 5 misses — first accesses to blocks observation 2: array[0] and array[1], array[12] and array[13], etc. in same cache block

C and cache misses (3, solution)

```
ints 4 byte \rightarrow array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total
```

accessing array indices 0, 12, 24, 36, 48, 1, 13, 25, 37, 49

```
so access to 1, 21, 41, 61, 81 all hits: set 0 contains block with array[0 to 3] set 5 contains block with array[20 to 23] etc.
```

C and cache misses (3, solution)

```
ints 4 byte \rightarrow array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total
```

accessing array indices 0, 12, 24, 36, 48, 1, 13, 25, 37, 49

```
so access to 1, 21, 41, 61, 81 all hits: set 0 contains block with array[0 to 3] set 5 contains block with array[20 to 23] etc.
```

C and cache misses (3, solution)

```
ints 4 byte \rightarrow array[0 to 3] and array[16 to 19] in same cache set
     64B = 16 ints stored per way
     4 sets total
accessing array indices 0, 12, 24, 36, 48, 1, 13, 25, 37, 49
0 (set 0, array[0 to 3]), 12 (set 3), 24 (set 2), 36 (set 1), 48 (set 0)
     each set used at most twice
     no replacement needed
so access to 1, 21, 41, 61, 81 all hits:
     set 0 contains block with array[0 to 3]
     set 5 contains block with array[20 to 23]
     etc.
```

C and cache misses (3)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2KB direct-mapped cache with 16B cache blocks?

C and cache misses (3, rewritten?)

```
item array[1024]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 1024; i += 128)
    a_sum += array[i];
for (int i = 1; i < 1024; i += 128)
    b_sum += array[i];</pre>
```

C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 4-way set associative 2KB direct-mapped cache with 16B cache blocks?

2KB direct-mapped cache with 16B blocks —

set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ...

```
set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ...
```

...

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

2KB direct-mapped cache with 16B blocks —

set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ...

```
set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ...
```

...

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

2KB direct-mapped cache with 16B blocks —

```
set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ... block at 0: array[0] through array[3]
```

```
set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ... block at 16: array[4] through array[7]
```

...

```
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511]
```

2KB direct-mapped cache with 16B blocks —

```
set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ... block at 0: array[0] through array[3] block at 0+2KB: array[512] through array[515] set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ... block at 16: array[4] through array[7] block at 16+2KB: array[516] through array[519] ...
```

```
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511] block at 2032+2KB: array[1020] through array[1023]
```

2KB 2-way set associative cache with 16B blocks: block addresses

set 0: address 0, 0 + 2KB, 0 + 4KB, ...

```
set 1: address 16, 16 + 2KB, 16 + 4KB, ...
```

•••

set 63: address 1008, 2032 + 2KB, 2032 + 4KB ...

 $2\mbox{KB}$ 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0 + 2KB, 0 + 4KB, ... block at 0: array[0] through array[3]
```

```
set 1: address 16, 16+2KB, 16+4KB, ... address 16: array[4] through array[7]
```

•••

```
set 63: address 1008, 2032 + 2KB, 2032 + 4KB ... address 1008: array[252] through array[255]
```

2KB 2-way set associative cache with 16B blocks: block addresses

```
block at 0: array[0] through array[3] block at 0+1KB: array[256] through array[259] block at 0+2KB: array[512] through array[515] ...

set 1: address 16, 16 + 2KB, 16 + 4KB, ... address 16: array[4] through array[7]
```

set 0: address 0, 0 + 2KB, 0 + 4KB, ...

set 63: address 1008, 2032 + 2KB, 2032 + 4KB ... address 1008: array[252] through array[255]

2KB 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0+2KB, 0+4KB, ... block at 0: array[0] through array[3] block at 0+1KB: array[256] through array[259] block at 0+2KB: array[512] through array[515] ... set 1: address 16, 16+2KB, 16+4KB, ... address 16: array[4] through array[7]
```

set 63: address 1008, 2032 + 2KB, 2032 + 4KB ... address 1008: array[252] through array[255]

misses with skipping

```
int array1[512]; int array2[512];
...
for (int i = 0; i < 512; i += 1)
    sum += array1[i] * array2[i];
}</pre>
```

Assume everything but array1, array2 is kept in registers (and the compiler does not do anything funny).

About how many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks?

Hint: depends on relative placement of array1, array2

best/worst case

array1[i] and array2[i] same sets:

(and same for array2[X])

```
= distance from array1 to array2 is multiple of \# sets \times bytes/set 2 misses every i block of 4 array1[X] values loaded, one value used from it, then, block of 4 array2[X] values replaces it, one value used from it, ...
```

worst case in practice?

two rows of matrix?

often sizeof(row) bytes apart

if the row size is multiple of number of sets \times bytes per block, oops!

arrays and cache misses (3)

```
int sum; int array[1024]; // 4KB array
for (int i = 8; i < 1016; i += 1) {
    int local_sum = 0;
    for (int j = i - 8; j < i + 8; j += 1) {
        local_sum += array[i] * (j - i);
    }
    sum += (local_sum - array[i]);
}</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 2KB direct-mapped cache with 16B cache blocks?

Tag-Index-Offset exercise

m memory addreses bits (Y86-64: 64) E number of blocks per set ("ways")

 $S = 2^s$ number of sets s (set) index bits

 $B=2^b$ block size

b (block) offset bits

t = m - (s + b) tag bits

 $C = B \times S \times E$ cache size (excluding metadata)

My desktop:

L1 Data Cache: 32 KB, 8 blocks/set, 64 byte blocks

L2 Cache: 256 KB, 4 blocks/set, 64 byte blocks L3 Cache: 8 MB, 16 blocks/set, 64 byte blocks

L3 Cacile. 6 MD, 10 blocks/set, 04 byte blocks


Divide the address 0x34567 into tag, index, offset for each cache.

T-I-O exercise: L1


T-I-O results

T-I-O: splitting


cache operation (associative)



cache operation (associative)



cache operation (associative)



backup slides — cache performance

cache miss types

common to categorize misses: roughly "cause" of miss assuming cache block size fixed

compulsory (or cold) — first time accessing something adding more sets or blocks/set wouldn't change

 ${\it conflict} \ -- \ {\it sets aren't big/flexible enough} \\ {\it a fully-associtive (1-set) cache of the same size would have done better}$

capacity — cache was not big enough

coherence — from sync'ing cache with other caches only issue with multiple cores

making any cache look bad

- 1. access enough blocks, to fill the cache
- 2. access an additional block, replacing something
- 3. access last block replaced
- 4. access last block replaced
- 5. access last block replaced

...

but — typical real programs have locality

cache optimizations

```
(assuming typical locality + keeping cache size constant if possible...)
                        miss rate hit time miss penalty
increase cache size
                        better
                                   worse
                                             worse?
increase associativity
                        better
                                   worse
increase block size
                        depends
                                   worse
                                             worse
add secondary cache
                                             better
write-allocate
                        hetter
writeback
LRU replacement
                                             worse?
                        better
prefetching
                        better
 prefetching = guess what program will use, access in advance
```

average time = hit time + miss rate \times miss penalty

cache optimizations by miss type

(assuming other listed parameters remain constant)			
	capacity	conflict	compulsory
increase cache size	fewer misses	fewer misses	
increase associativity	_	fewer misses	
increase block size	more misses?	more misses?	fewer misses
LRU replacement	_	fewer misses	
prefetching			fewer misses

average memory access time

```
\begin{aligned} \mathsf{AMAT} &= \mathsf{hit} \ \mathsf{time} + \mathsf{miss} \ \mathsf{penalty} \times \mathsf{miss} \ \mathsf{rate} \\ &\quad \mathsf{or} \ \mathsf{AMAT} &= \mathsf{hit} \ \mathsf{time} \times \mathsf{hit} \ \mathsf{rate} + \mathsf{miss} \ \mathsf{time} \times \mathsf{miss} \ \mathsf{rate} \end{aligned} effective speed of memory
```

AMAT exercise (1)

90% cache hit rate

hit time is 2 cycles

30 cycle miss penalty

what is the average memory access time?

suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles

how much do we have to increase the hit rate for this to not increase AMAT?

AMAT exercise (1)

90% cache hit rate

hit time is 2 cycles

30 cycle miss penalty

what is the average memory access time?

suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles

how much do we have to increase the hit rate for this to not increase AMAT?

AMAT exercise (1)

90% cache hit rate

hit time is 2 cycles

30 cycle miss penalty

what is the average memory access time?

suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles

how much do we have to increase the hit rate for this to not increase AMAT?

exercise: AMAT and multi-level caches

```
suppose we have L1 cache with 3 cycle hit time 90% hit rate
```

and an L2 cache with

10 cycle hit time 80% hit rate (for accesses that make this far) (assume all accesses come via this L1)

and main memory has a 100 cycle access time

assume when there's an cache miss, the next level access starts after the hit time

e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles what is the average memory access time for the L1 cache?

exercise: AMAT and multi-level caches

```
suppose we have L1 cache with 3 cycle hit time 90% hit rate
```

and an L2 cache with

10 cycle hit time 80% hit rate (for accesses that make this far) (assume all accesses come via this L1)

and main memory has a 100 cycle access time

assume when there's an cache miss, the next level access starts after the hit time

e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles what is the average memory access time for the L1 cache?

exercise: AMAT and multi-level caches

```
suppose we have L1 cache with 3 cycle hit time 90% hit rate
```

and an L2 cache with

10 cycle hit time 80% hit rate (for accesses that make this far) (assume all accesses come via this L1)

and main memory has a 100 cycle access time

assume when there's an cache miss, the next level access starts after the hit time

e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles what is the average memory access time for the L1 cache?

approximate miss analysis

very tedious to precisely count cache misses

even more tedious when we take advanced cache optimizations into
account

instead, approximations:

good or bad temporal/spatial locality

good temporal locality: value stays in cache good spatial locality: use all parts of cache block

with nested loops: what does inner loop use?

intuition: values used in inner loop loaded into cache once (that is, once each time the inner loop is run)
...if they can all fit in the cache

approximate miss analysis

very tedious to precisely count cache misses

even more tedious when we take advanced cache optimizations into
account

instead, approximations:

good or bad temporal/spatial locality

good temporal locality: value stays in cache good spatial locality: use all parts of cache block

with nested loops: what does inner loop use?

intuition: values used in inner loop loaded into cache once (that is, once each time the inner loop is run)
...if they can all fit in the cache

locality exercise (1)

```
/* version 1 */
for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
        A[i] += B[i] * C[i * N + i]
/* version 2 */
for (int j = 0; j < N; ++j)
    for (int i = 0; i < N; ++i)
        A[i] += B[i] * C[i * N + i];
exercise: which has better temporal locality in A? in B? in C?
how about spatial locality?
```

exercise: miss estimating (1)

```
for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
        A[i] += B[j] * C[i * N + j]</pre>
```

Assume: 4 array elements per block, N very large, nothing in cache at beginning.

Example: N/4 estimated misses for A accesses:

A[i] should always be hit on all but first iteration of inner-most loop. first iter: A[i] should be hit about 3/4s of the time (same block as A[i-1] that often)

Exericse: estimate # of misses for B, C

a note on matrix storage

```
A — N × N matrix
represent as array
makes dynamic sizes easier:
float A_2d_array[N][N];
float *A_flat = malloc(N * N);
A_flat[i * N + j] === A_2d_array[i][j]
```

convertion re: rows/columns

going to call the first index rows

 $A_{i,j}$ is A row i, column j

rows are stored together

this is an arbitrary choice

```
array[0*5 + 0] array[0*5 + 1] array[0*5 + 2] array[0*5 + 3] array[0*5 + 4] array[1*5 + 0] array[1*5 + 1] array[1*5 + 2] array[1*5 + 3] array[1*5 + 4] array[2*5 + 0] array[2*5 + 1] array[2*5 + 2] array[2*5 + 3] array[2*5 + 4] array[3*5 + 0] array[3*5 + 1] array[3*5 + 2] array[3*5 + 3] array[3*5 + 4] array[4*5 + 0] array[4*5 + 1] array[4*5 + 2] array[4*5 + 3] array[4*5 + 4]
```

```
array[0*5 + 0] array[0*5 + 1] array[0*5 + 2] array[0*5 + 3] array[0*5 + 4]
array[1*5 + 0] array[1*5 + 1] array[1*5 + 2] array[1*5 + 3] array[1*5 + 4]
array[2*5 + 0] array[2*5 + 1] array[2*5 + 2] array[2*5 + 3] array[2*5 + 4]
array[3*5 + 0] array[3*5 + 1] array[3*5 + 2] array[3*5 + 3] array[3*5 + 4]
array[4*5 + 0] array[4*5 + 1] array[4*5 + 2] array[4*5 + 3] array[4*5 + 4]
```

if array starts on cache block first cache block = first elements all together in one row!

```
array[0*5 + 0] array[0*5 + 1] array[0*5 + 2] array[0*5 + 3] array[0*5 + 4]
array[1*5 + 0] array[1*5 + 1] array[1*5 + 2] array[1*5 + 3] array[1*5 + 4]
array[2*5 + 0] array[2*5 + 1] array[2*5 + 2] array[2*5 + 3] array[2*5 + 4]
array[3*5 + 0] array[3*5 + 1] array[3*5 + 2] array[3*5 + 3] array[3*5 + 4]
array[4*5 + 0] array[4*5 + 1] array[4*5 + 2] array[4*5 + 3] array[4*5 + 4]
```

second cache block:

1 from row 0

3 from row 1

```
array[0*5 + 0] array[0*5 + 1] array[0*5 + 2] array[0*5 + 3] array[0*5 + 4] array[1*5 + 0] array[1*5 + 1] array[1*5 + 2] array[1*5 + 3] array[1*5 + 4] array[2*5 + 0] array[2*5 + 1] array[2*5 + 2] array[2*5 + 3] array[2*5 + 4] array[3*5 + 0] array[3*5 + 1] array[3*5 + 2] array[3*5 + 3] array[3*5 + 4] array[4*5 + 0] array[4*5 + 1] array[4*5 + 2] array[4*5 + 3] array[4*5 + 4]
```

```
array[0*5 + 0] array[0*5 + 1] array[0*5 + 2] array[0*5 + 3] array[0*5 + 4]
array[1*5 + 0] array[1*5 + 1] array[1*5 + 2] array[1*5 + 3] array[1*5 + 4]
array[2*5 + 0] array[2*5 + 1] array[2*5 + 2] array[2*5 + 3] array[2*5 + 4]
array[3*5 + 0] array[3*5 + 1] array[3*5 + 2] array[3*5 + 3] array[3*5 + 4]
array[4*5 + 0] array[4*5 + 1] array[4*5 + 2] array[4*5 + 3] array[4*5 + 4]
```

generally: cache blocks contain data from 1 or 2 rows \rightarrow better performance from reusing rows

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$
 /* version 1: inner loop is k, middle is j */ for (int i = 0; i < N; ++i) for (int j = 0; j < N; ++j) for (int k = 0; k < N; ++k)

C[i * N + j] += A[i * N + k] * B[k * N + j];

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$

```
/* version 1: inner loop is k, middle is j*/
for (int i = 0; i < N; ++i)
 for (int j = 0; j < N; ++j)
   for (int k = 0; k < N; ++k)
     C[i*N+j] += A[i*N+k]*B[k*N+i];
/* version 2: outer loop is k, middle is i */
for (int k = 0; k < N; ++k)
 for (int i = 0; i < N; ++i)
   for (int j = 0; j < N; ++j)
     C[i*N+j] += A[i*N+k]*B[k*N+j];
```

loop orders and locality

loop body: $C_{ij} += A_{ik}B_{kj}$

kij order: C_{ij} , B_{kj} have spatial locality

kij order: A_{ik} has temporal locality

... better than ...

ijk order: A_{ik} has spatial locality

ijk order: C_{ij} has temporal locality

loop orders and locality

loop body: $C_{ij} += A_{ik}B_{kj}$

kij order: C_{ij} , B_{kj} have spatial locality

kij order: A_{ik} has temporal locality

... better than ...

ijk order: A_{ik} has spatial locality

ijk order: C_{ij} has temporal locality

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$

```
/* version 1: inner loop is k, middle is j*/
for (int i = 0; i < N; ++i)
 for (int j = 0; j < N; ++j)
   for (int k = 0; k < N; ++k)
     C[i*N+j] += A[i*N+k]*B[k*N+i];
/* version 2: outer loop is k, middle is i */
for (int k = 0; k < N; ++k)
 for (int i = 0; i < N; ++i)
   for (int j = 0; j < N; ++j)
     C[i*N+j] += A[i*N+k]*B[k*N+j];
```

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$

```
/* version 1: inner loop is k, middle is j*/
for (int i = 0; i < N; ++i)
 for (int j = 0; j < N; ++j)
    for (int k = 0; k < N; ++k)
     C[i*N+j] += A[i * N + k] * B[k * N + i];
/* version 2: outer loop is k, middle is i */
for (int k = 0; k < N; ++k)
 for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
     C[i*N+i] += A[i*N+k]*B[k*N+i];
```


$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$
/* version 1: inner loop is k, middle is j*/
for (int i = 0; i < N; ++i)
 for (int j = 0; j < N; ++j)
 for (int k = 0; k < N; ++k)
 C[i*N+j] += A[i * N + k] * B[k * N + j];


/* version 2: outer loop is k, middle is i */
for (int k = 0; k < N; ++k)
 for (int i = 0; i < N; ++i)
 for (int j = 0; j < N; ++j)
 C[i*N+j] += A[i * N + k] * B[k * N + j];

which is better?

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$

```
/* version 1: inner loop is k, middle is j*/
for (int i = 0; i < N; ++i)
  for (int j = 0; j < N; ++j)
    for (int k = 0; k < N; ++k)
      C[i*N+j] += A[i*N+k]*B[k*N+j];
/* version 2: outer loop is k, middle is i */
for (int k = 0; k < N; ++k)
  for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
      C[i*N+j] += A[i*N+k]*B[k*N+j];
exercise: Which version has better spatial/temporal locality for...
...accesses to C? ...accesses to A? ...accesses to B?
```





for all i:

for all j:


for all k:


 $C_{ij} += A_{ik} \times B_{ki}$


if N large:


using C_{ij} many times per load into cache using A_{ik} once per load-into-cache


(but using $A_{i,k+1}$ right after) using B_{kj} once per load into cache













temporal locality in C bad temporal locality in everything else

(everything accessed exactly once)







for all i:


for all j:

for all k:


 $C_{ij} += A_{ik} \times B_{kj}$







looking only at two innermost loops together: some temporal locality in A (column reused) some temporal locality in B (row reused) some temporal locality in C (row reused)





 \bar{B}_{ki}

 C_{ii}

for all k: for all i: for all j: $C_{ij} += A_{ik} \times B_{ki}$


if N large: using C_{ii} once per load into cache (but using $C_{i,j+1}$ right after) using A_{ik} many times per load-into-cache using B_{ki} once per load into cache (but using $B_{k,j+1}$ right after)





looking only at innermost loop: spatial locality in B, C (use most of loaded B, C cache blocks) no useful spatial locality in A (rest of A's cache block wasted)

array usage: kij order




 C_{i0} to C_{iN}


 $C_{ij} += A_{ik} \times B_{kj}$

looking only at innermost loop: temporal locality in A no temporal locality in B, C (B, C values used exactly once)

array usage: kij order










k: looking only at innermost loop: processing one element of A (use many times) row of B (each element used once) column of C (each element used once)

array usage: kij order








k: looking only at two innermost loops together: good temporal locality in A (column reused) good temporal locality in B (row reused) bad temporal locality in C (nothing reused)


matrix multiply

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$


```
/* version 1: inner loop is k, middle is j*/
for (int i = 0; i < N; ++i)
  for (int j = 0; j < N; ++j)
    for (int k = 0; k < N; ++k)
     C[i*N+j] += A[i * N + k] * B[k * N + j];
/* version 2: outer loop is k, middle is i */
for (int k = 0; k < N; ++k)
  for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
     C[i*N+j] += A[i * N + k] * B[k * N + i];
```

performance (with A=B)






alternate view 1: cycles/instruction



alternate view 2: cycles/operation



counting misses: version 1

```
for (int i = 0; i < N; ++i)
  for (int j = 0; j < N; ++j)
    for (int k = 0; k < N; ++k)
       C[i * N + j] += A[i * N + k] * B[k * N + j];
if N really large
     assumption: can't get close to storing N values in cache at once
for A: about N \div \text{block} size misses per k-loop
     total misses: N^3 \div \text{block size}
for B: about N misses per k-loop
```

for C: about $1 \div \text{block}$ size miss per k-loop total misses: $N^2 \div \text{block}$ size

total misses: N^3

counting misses: version 2

```
for (int k = 0; k < N; ++k)
  for (int i = 0; i < N; ++i)
     for (int j = 0; j < N; ++j)
       C[i * N + j] += A[i * N + k] * B[k * N + j];
for A: about 1 misses per j-loop
     total misses: N^2
for B: about N \div \text{block size miss per i-loop}
     total misses: N^3 \div \text{block size}
for C: about N \div \text{block} size miss per j-loop
     total misses: N^3 \div \text{block size}
```

exercise: miss estimating (2)


```
for (int k = 0; k < 1000; k += 1)
  for (int i = 0; i < 1000; i += 1)
     for (int j = 0; j < 1000; j += 1)
          A[k*N+j] += B[i*N+j];</pre>
```

assuming: 4 elements per block


assuming: cache not close to big enough to hold 1K elements

estimate: approximately how many misses for A, B?


L1 misses (with A=B)



L1 miss detail (1)



L1 miss detail (2)



addresses

```
B[k*114+j] is at 10 0000 0000 0100
B[k*114+j+1] is at 10 0000 0000 1000
B[(k+1)*114+j] is at 10 0011 1001 0100
B[(k+2)*114+j] is at 10 0101 0101 1100
...
B[(k+9)*114+j] is at 11 0000 0000 1100
```

addresses

```
B[k*114+j] is at 10 0000 0000 0100
B[k*114+j+1] is at 10 0000 0000 1000
B[(k+1)*114+j] is at 10 0011 1001 0100
B[(k+2)*114+j] is at 10 0101 0101 1100
...
B[(k+9)*114+j] is at 11 0000 0000 1100
```

test system L1 cache: 6 index bits, 6 block offset bits

conflict misses

```
powers of two — lower order bits unchanged
B[k*93+i] and B[(k+11)*93+i]:
    1023 elements apart (4092 bytes; 63.9 cache blocks)
64 sets in L1 cache: usually maps to same set
B[k*93+(j+1)] will not be cached (next i loop)
even if in same block as B[k*93+j]
how to fix? improve spatial locality
    (maybe even if it requires copying)
```

locality exercise (2)

```
/* version 2 */
for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
        A[i] += B[i] * C[i * N + i]
/* version 3 */
for (int ii = 0; ii < N; ii += 32)
    for (int ii = 0; ii < N; ii += 32)
        for (int i = ii; i < ii + 32; ++i)
            for (int j = jj; j < jj + 32; ++j)
                A[i] += B[i] * C[i * N + i]:
```

exercise: which has better temporal locality in A? in B? in C? how about spatial locality?

a transformation

```
for (int k = 0; k < N; k += 1)
      for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j)
          C[i*N+i] += A[i*N+k] * B[k*N+i];
for (int kk = 0; kk < N; kk += 2)
  for (int k = kk; k < kk + 2; ++k)
      for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j)
          C[i*N+i] += A[i*N+k] * B[k*N+i];
split the loop over k — should be exactly the same
    (assuming even N)
```

a transformation

```
for (int k = 0; k < N; k += 1)
      for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j)
          C[i*N+i] += A[i*N+k] * B[k*N+i];
for (int kk = 0; kk < N; kk += 2)
  for (int k = kk; k < kk + 2; ++k)
      for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j)
          C[i*N+i] += A[i*N+k] * B[k*N+i];
split the loop over k — should be exactly the same
    (assuming even N)
```

simple blocking

```
for (int kk = 0; kk < N; kk += 2)
  /* was here: for (int k = kk; k < kk + 2; ++k) */
  for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
        /* load Aik, Aik+1 into cache and process: */
    for (int k = kk; k < kk + 2; ++k)
        C[i*N+j] += A[i*N+k] * B[k*N+j];</pre>
```

now reorder split loop — same calculations

simple blocking

```
for (int kk = 0; kk < N; kk += 2)
 /* was here: for (int k = kk; k < kk + 2; ++k) */
    for (int i = 0; i < N; ++i)
      for (int j = 0; j < N; ++j)
        /* load Aik, Aik+1 into cache and process: */
        for (int k = kk; k < kk + 2; ++k)
             C[i*N+i] += A[i*N+k] * B[k*N+i];
now reorder split loop — same calculations
now handle B_{ij} for k+1 right after B_{ii} for k
(previously: B_{i,i+1} for k right after B_{ij} for k)
```

simple blocking

```
for (int kk = 0; kk < N; kk += 2)
 /* was here: for (int k = kk; k < kk + 2; ++k) */
    for (int i = 0; i < N; ++i)
      for (int j = 0; j < N; ++j)
        /* load Aik, Aik+1 into cache and process: */
        for (int k = kk; k < kk + 2; ++k)
             C[i*N+i] += A[i*N+k] * B[k*N+i];
now reorder split loop — same calculations
now handle B_{ij} for k+1 right after B_{ii} for k
(previously: B_{i,i+1} for k right after B_{ij} for k)
```

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; ++i) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
}</pre>
```

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; ++i) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
}</pre>
```

Temporal locality in C_{ij} s

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; ++i) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
}</pre>
```

More spatial locality in A_{ik}

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; ++i) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
}</pre>
```

Still have good spatial locality in B_{kj} , C_{ij}

counting misses for A (1)

```
for (int kk = 0; kk < N; kk += 2)
  for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
      C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
      C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
access pattern for A:
A[0*N+0], A[0*N+1], A[0*N+0], A[0*N+1] ... (repeats N times)
A[1*N+0], A[1*N+1], A[1*N+0], A[1*N+1] ... (repeats N times)
```

counting misses for A (1)

```
for (int kk = 0; kk < N; kk += 2)
  for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
      C[i*N+i] += A[i*N+kk+0] * B[(kk+0)*N+j];
      C[i*N+i] += A[i*N+kk+1] * B[(kk+1)*N+i];
access pattern for A:
A[0*N+0], A[0*N+1], A[0*N+0], A[0*N+1] ...(repeats N times)
A[1*N+0], A[1*N+1], A[1*N+0], A[1*N+1] ...(repeats N times)
A[(N-1)*N+0], A[(N-1)*N+1], A[(N-1)*N+0], A[(N-1)*N+1] ...
A[0*N+2], A[0*N+3], A[0*N+2], A[0*N+3] ...
```

counting misses for A (1)

```
for (int kk = 0; kk < N; kk += 2)
  for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
      C[i*N+i] += A[i*N+kk+0] * B[(kk+0)*N+j];
      C[i*N+i] += A[i*N+kk+1] * B[(kk+1)*N+i];
access pattern for A:
A[0*N+0], A[0*N+1], A[0*N+0], A[0*N+1] ...(repeats N times)
A[1*N+0], A[1*N+1], A[1*N+0], A[1*N+1] ...(repeats N times)
A[(N-1)*N+0], A[(N-1)*N+1], A[(N-1)*N+0], A[(N-1)*N+1] ...
A[0*N+2], A[0*N+3], A[0*N+2], A[0*N+3] ...
```

counting misses for A (2)

```
A[0*N+0], A[0*N+1], A[0*N+0], A[0*N+1] ...(repeats N times) A[1*N+0], A[1*N+1], A[1*N+0], A[1*N+1] ...(repeats N times)
```

••

counting misses for A (2)

```
A[0*N+0], A[0*N+1], A[0*N+0], A[0*N+1] ...(repeats N times)
A[1*N+0], A[1*N+1], A[1*N+0], A[1*N+1] ...(repeats N times)
A[(N-1)*N+0], A[(N-1)*N+1], A[(N-1)*N+0], A[(N-1)*N+1] ...
A[0*N+2], A[0*N+3], A[0*N+2], A[0*N+3] ...
likely cache misses: only first iterations of i loop
how many cache misses per iteration? usually one
    A[0*N+0] and A[0*N+1] usually in same cache block
```

counting misses for A (2)

```
A[0*N+0], A[0*N+1], A[0*N+0], A[0*N+1] ...(repeats N times)
A[1*N+0], A[1*N+1], A[1*N+0], A[1*N+1] ...(repeats N times)
A[(N-1)*N+0], A[(N-1)*N+1], A[(N-1)*N+0], A[(N-1)*N+1] ...
A[0*N+2], A[0*N+3], A[0*N+2], A[0*N+3] ...
likely cache misses: only first iterations of j loop
how many cache misses per iteration? usually one
    A[0*N+0] and A[0*N+1] usually in same cache block
```

about $\frac{N}{2} \cdot N$ misses total

counting misses for B (1)

```
for (int kk = 0; kk < N; kk += 2)
  for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
      C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
      C[i*N+i] += A[i*N+kk+1] * B[(kk+1)*N+j];
access pattern for B:
B[0*N+0], B[1*N+0], ...B[0*N+(N-1)], B[1*N+(N-1)]
B[2*N+0], B[3*N+0], ...B[2*N+(N-1)], B[3*N+(N-1)]
B[4*N+0], B[5*N+0], ...B[4*N+(N-1)], B[5*N+(N-1)]
B[0*N+0], B[1*N+0], ...B[0*N+(N-1)], B[1*N+(N-1)]
```

counting misses for B (2)

```
access pattern for B: B[0*N+0],\ B[1*N+0],\ ...B[0*N+(N-1)],\ B[1*N+(N-1)]\\ B[2*N+0],\ B[3*N+0],\ ...B[2*N+(N-1)],\ B[3*N+(N-1)]\\ B[4*N+0],\ B[5*N+0],\ ...B[4*N+(N-1)],\ B[5*N+(N-1)]\\ ...\\ B[0*N+0],\ B[1*N+0],\ ...B[0*N+(N-1)],\ B[1*N+(N-1)]\\ ...
```

counting misses for B (2)

```
access pattern for B: B[0*N+0],\ B[1*N+0],\ ...B[0*N+(N-1)],\ B[1*N+(N-1)]\\ B[2*N+0],\ B[3*N+0],\ ...B[2*N+(N-1)],\ B[3*N+(N-1)]\\ B[4*N+0],\ B[5*N+0],\ ...B[4*N+(N-1)],\ B[5*N+(N-1)]\\ ...\\ B[0*N+0],\ B[1*N+0],\ ...B[0*N+(N-1)],\ B[1*N+(N-1)]\\ ...\\ likely cache misses: any access, each time
```

counting misses for B (2)

```
access pattern for B: B[0*N+0],\ B[1*N+0],\ ...B[0*N+(N-1)],\ B[1*N+(N-1)] B[2*N+0],\ B[3*N+0],\ ...B[2*N+(N-1)],\ B[3*N+(N-1)] B[4*N+0],\ B[5*N+0],\ ...B[4*N+(N-1)],\ B[5*N+(N-1)] ... B[0*N+0],\ B[1*N+0],\ ...B[0*N+(N-1)],\ B[1*N+(N-1)] ... likely cache misses: any access, each time
```

how many cache misses per iteration? equal to # cache blocks in 2 rows

counting misses for B (2)

```
access pattern for B: B[0*N+0], \ B[1*N+0], \ ...B[0*N+(N-1)], \ B[1*N+(N-1)] B[2*N+0], \ B[3*N+0], \ ...B[2*N+(N-1)], \ B[3*N+(N-1)] B[4*N+0], \ B[5*N+0], \ ...B[4*N+(N-1)], \ B[5*N+(N-1)] ... B[0*N+0], \ B[1*N+0], \ ...B[0*N+(N-1)], \ B[1*N+(N-1)] ... likely cache misses: any access, each time
```

how many cache misses per iteration? equal to # cache blocks in 2 rows

about
$$\frac{N}{2} \cdot N \cdot \frac{2N}{\text{block size}} = N^3 \div \text{block size misses}$$


simple blocking – counting misses

```
for (int kk = 0; kk < N; kk += 2)
  for (int i = 0; i < N; i += 1)
     for (int j = 0; j < N; ++j) {
       C[i*N+i] += A[i*N+kk+0] * B[(kk+0)*N+j];
       C[i*N+i] += A[i*N+kk+1] * B[(kk+1)*N+i];
\frac{N}{2} \cdot N j-loop executions and (assuming N large):
about 1 misses from A per j-loop
     N^2/2 total misses (before blocking: N^2)
about 2N \div \text{block} size misses from B per j-loop
     N^3 \div \text{block size total misses (same as before blocking)}
about N \div \text{block} size misses from C per j-loop
     N^3 \div (2 \cdot \text{block size}) total misses (before: N^3 \div \text{block size})
```

simple blocking – counting misses

```
for (int kk = 0; kk < N; kk += 2)
  for (int i = 0; i < N; i += 1)
     for (int j = 0; j < N; ++j) {
       C[i*N+i] += A[i*N+kk+0] * B[(kk+0)*N+j];
       C[i*N+i] += A[i*N+kk+1] * B[(kk+1)*N+i];
\frac{N}{2} \cdot N j-loop executions and (assuming N large):
about 1 misses from A per j-loop
     N^2/2 total misses (before blocking: N^2)
about 2N \div \text{block} size misses from B per j-loop
     N^3 \div \text{block size total misses (same as before blocking)}
about N \div \text{block} size misses from C per j-loop
     N^3 \div (2 \cdot \text{block size}) total misses (before: N^3 \div \text{block size})
```

improvement in read misses



simple blocking (2)

```
same thing for i in addition to k?
for (int kk = 0; kk < N; kk += 2) {
  for (int ii = 0; ii < N; ii += 2) {
    for (int j = 0; j < N; ++j) {
      /* process a "block": */
      for (int k = kk; k < kk + 2; ++k)
        for (int i = 0; i < ii + 2; ++i)
            C[i*N+i] += A[i*N+k] * B[k*N+i];
```

simple blocking — locality

```
for (int k = 0; k < N; k += 2) {
  for (int i = 0; i < N; i += 2) {
    /* load a block around Aik */
    for (int j = 0; j < N; ++i) {
       /* process a "block": */
       C_{i+0,i} + A_{i+0,k+0} * B_{k+0,i}
       C_{i+0,j} + A_{i+0,k+1} \star B_{k+1,j}
       C_{i+1,j} + A_{i+1,k+0} \star B_{k+0,j}
       C_{i+1,j} + A_{i+1,k+1} \star B_{k+1,j}
```

simple blocking — locality

```
for (int k = 0; k < N; k += 2) {
  for (int i = 0; i < N; i += 2) {
    /* load a block around Aik */
    for (int j = 0; j < N; ++i) {
       /* process a "block": */
       C_{i+0,i} + A_{i+0,k+0} * B_{k+0,i}
       C_{i+0,j} + A_{i+0,k+1} \star B_{k+1,i}
       C_{i+1,j} + A_{i+1,k+0} \star B_{k+0,j}
       C_{i+1,j} + A_{i+1,k+1} \star B_{k+1,j}
```

now: more temporal locality in ${\cal B}$

previously: access B_{kj} , then don't use it again for a long time

simple blocking — counting misses for A

```
for (int k = 0; k < N; k += 2)
  for (int i = 0; i < N; i += 2)
     for (int j = 0; j < N; ++j) {
        C_{i+0,j} += A_{i+0,k+0} * B_{k+0,j}
        C_{i+0,j} + A_{i+0,k+1} * B_{k+1,j}
        C_{i+1,j} += A_{i+1,k+0} * B_{k+0,j}

C_{i+1,j} += A_{i+1,k+1} * B_{k+1,j}
```

$$\frac{N}{2} \cdot \frac{N}{2}$$
 iterations of j loop

likely 2 misses per loop with A (2 cache blocks)

total misses: $\frac{N^2}{2}$ (same as only blocking in K)

simple blocking — counting misses for B

```
for (int k = 0; k < N; k += 2)  
for (int i = 0; i < N; i += 2)  
for (int j = 0; j < N; ++j) {  
 C_{i+0,j} += A_{i+0,k+0} * B_{k+0,j} 
 C_{i+0,j} += A_{i+0,k+1} * B_{k+1,j} 
 C_{i+1,j} += A_{i+1,k+0} * B_{k+0,j} 
 C_{i+1,j} += A_{i+1,k+1} * B_{k+1,j} 
}
```

$$\frac{N}{2} \cdot \frac{N}{2}$$
 iterations of j loop

likely $2 \div \text{block size misses per iteration with } B$ total misses: $\frac{N^3}{2 \cdot \text{block size}}$ (before: $\frac{N^3}{\text{block size}}$)

simple blocking — counting misses for C

```
for (int k = 0; k < N; k += 2) for (int i = 0; i < N; i += 2) for (int j = 0; j < N; ++j) {  C_{i+0,j} += A_{i+0,k+0} * B_{k+0,j} \\ C_{i+0,j} += A_{i+0,k+1} * B_{k+1,j} \\ C_{i+1,j} += A_{i+1,k+0} * B_{k+0,j} \\ C_{i+1,j} += A_{i+1,k+1} * B_{k+1,j}  }
```

$$\frac{N}{2} \cdot \frac{N}{2}$$
 iterations of j loop

likely $\frac{2}{\text{block size}}$ misses per iteration with C

total misses: $\frac{N^3}{2 \cdot \text{block size}}$ (same as blocking only in K)

simple blocking — counting misses (total)

```
for (int k = 0; k < N; k += 2) for (int i = 0; i < N; i += 2) for (int j = 0; j < N; ++j) { C_{i+0,j} += A_{i+0,k+0} * B_{k+0,j} C_{i+0,j} += A_{i+0,k+1} * B_{k+1,j} C_{i+1,j} += A_{i+1,k+0} * B_{k+0,j} C_{i+1,j} += A_{i+1,k+1} * B_{k+1,j} }
```


before: A: $\frac{N^2}{2}$; B: $\frac{N^3}{1 \cdot \text{block size}}$; C $\frac{N^3}{1 \cdot \text{block size}}$


after: A: $\frac{N^2}{2}$; B: $\frac{N^3}{2 \cdot \text{block size}}$; C $\frac{N^3}{2 \cdot \text{block size}}$


generalizing: divide and conquer

```
partial_matrixmultiply(float *A, float *B, float *C
               int startI, int endI, ...) {
  for (int i = startI; i < endI; ++i) {</pre>
    for (int i = startJ; i < endJ; ++i) {</pre>
      for (int k = startK; k < endK; ++k) {</pre>
matrix_multiply(float *A, float *B, float *C, int N) {
  for (int ii = 0; ii < N; ii += BLOCK_I)
    for (int jj = 0; jj < N; jj += BLOCK_J)</pre>
      for (int kk = 0; kk < N; kk += BLOCK K)
         /* do everything for segment of A, B, C
            that fits in cache! */
         partial_matmul(A, B, C,
                ii, ii + BLOCK_I, jj, jj + BLOCK J.
                kk, kk + BLOCK K)
```


157










inner loops work on "matrix block" of A, B, C rather than rows of some, little blocks of others blocks fit into cache (b/c we choose I, K, J) where previous rows might not










now (versus loop ordering example) some spatial locality in A, B, and C some temporal locality in A, B, and C










 C_{ij} calculation uses strips from A, B K calculations for one cache miss good temporal locality!



 A_{ik} used with entire strip of $B\ J$ calculations for one cache miss good temporal locality!







(approx.) KIJ fully cached calculations for KI + IJ + KJ values need to be lodaed per "matrix block" (assuming everything stays in cache)

cache blocking efficiency

for each of N^3/IJK matrix blocks:

load $I \times K$ elements of A_{ik} : $\approx IK \div \text{block size misses per matrix block}$ $\approx N^3/(J \cdot \text{blocksize})$ misses total

load $K \times J$ elements of B_{kj} :

 $\approx N^3/(I \cdot \text{blocksize})$ misses total

load $I \times J$ elements of C_{ij} :

 $\approx N^3/(K \cdot \text{blocksize})$ misses total

bigger blocks — more work per load!

catch: IK + KJ + IJ elements must fit in cache otherwise estimates above don't work

cache blocking rule of thumb

fill the most of the cache with useful data

and do as much work as possible from that

example: my desktop 32KB L1 cache

I = J = K = 48 uses $48^2 \times 3$ elements, or 27KB.

assumption: conflict misses aren't important

systematic approach

```
for (int k = 0; k < N; ++k) {
  for (int i = 0; i < N; ++i) {
    A_{ik} loaded once in this loop:
     for (int j = 0; j < N; ++j)
       C_{ii}, B_{ki} loaded each iteration (if N big):
       B[i*N+j] += A[i*N+k] * A[k*N+j];
values from A_{ik} used N times per load
values from B_{ki} used 1 times per load
    but good spatial locality, so cache block of B_{ki} together
values from C_{ij} used 1 times per load
    but good spatial locality, so cache block of C_{ij} together
```

exercise: miss estimating (3)

assuming: 4 elements per block

assuming: cache not close to big enough to hold 1K elements, but big enough to hold 500 or so

estimate: approximately how many misses for A, B?

hint 1: part of A, B loaded in two inner-most loops only needs to be loaded once

162

loop ordering compromises

loop ordering forces compromises:

```
for k: for i: for j: c[i,j] += a[i,k] * b[j,k]
```

perfect temporal locality in a[i,k] bad temporal locality for c[i,j], b[j,k]

perfect spatial locality in c[i,j]

bad spatial locality in b[j,k], a[i,k]

loop ordering compromises

loop ordering forces compromises:

```
for k: for i: for j: c[i,j] += a[i,k] * b[j,k]
```

```
perfect temporal locality in a[i,k]
```

bad temporal locality for c[i,j], b[j,k]

```
perfect spatial locality in c[i,j]
```

bad spatial locality in b[j,k], a[i,k]

cache blocking: work on blocks rather than rows/columns have some temporal, spatial locality in everything

cache blocking pattern

no perfect loop order? work on rectangular matrix blocks

size amount used in inner loops based on cache size in practice:

test performance to determine 'size' of blocks

backup slides

cache organization and miss rate

depends on program; one example:

SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

data cache	e miss rates:			
Cache size	direct-mapped	2-way	8-way	fully assoc.
1KB	8.63%	6.97%	5.63%	5.34%
2KB	5.71%	4.23%	3.30%	3.05%
4KB	3.70%	2.60%	2.03%	1.90%
16KB	1.59%	0.86%	0.56%	0.50%
64KB	0.66%	0.37%	0.10%	0.001%
128KB	0.27%	0.001%	0.0006%	0.0006%

cache organization and miss rate

depends on program; one example:

SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

data cache	miss rates:			
Cache size	direct-mapped	2-way	8-way	fully assoc.
1KB	8.63%	6.97%	5.63%	5.34%
2KB	5.71%	4.23%	3.30%	3.05%
4KB	3.70%	2.60%	2.03%	1.90%
16KB	1.59%	0.86%	0.56%	0.50%
64KB	0.66%	0.37%	0.10%	0.001%
128KB	0.27%	0.001%	0.0006%	0.0006%

exercise (1)

initial cache: 64-byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
- B. quadrupling the number of sets
- C. quadrupling the number of ways/set

exercise (2)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

exercise (3)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

solution: don't require miss: 'prefetch' the value before it's accessed

remaining problem: how do we know what to fetch?

common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

common pattern with instruction fetches and array accesses

prefetching idea

look for sequential accesses


bring in guess at next-to-be-accessed value


if right: no cache miss (even if never accessed before)


if wrong: possibly evicted something else — could cause more misses

fortunately, sequential access guesses almost always right

array usage: ijk order










i: looking only at two innermost loops together: good spatial locality in A poor spatial locality in B good spatial locality in C

array usage: kij order







k: looking only at two innermost loops together: poor spatial locality in A good spatial locality in B good spatial locality in C

simple blocking - with 3?

```
for (int kk = 0; kk < N; kk += 3)
  for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        C[i*N+j] += A[i*N+kk+2] * B[(kk+2)*N+j];
    }</pre>
```

 $\frac{N}{3} \cdot N$ j-loop iterations, and (assuming N large):

about
$$1$$
 misses from A per j-loop iteration

about 1 misses from A per j-loop iteration $N^2/3$ total misses (before blocking: N^2)

about $3N \div \text{block}$ size misses from B per j-loop iteration $N^3 \div \text{block}$ size total misses (same as before)

about $3N \div \text{block}$ size misses from C per j-loop iteration $N^3 \div \text{block}$ size total misses (same as before)

simple blocking – with 3?

```
for (int kk = 0; kk < N; kk += 3)
  for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        C[i*N+j] += A[i*N+kk+2] * B[(kk+2)*N+j];
    }</pre>
```

 $\frac{N}{3} \cdot N$ j-loop iterations, and (assuming N large):

about
$$1$$
 misses from A per j-loop iteration

 $N^2/3$ total misses (before blocking: N^2)

about $3N \div \text{block}$ size misses from B per j-loop iteration $N^3 \div \text{block}$ size total misses (same as before)


about $3N \div \text{block}$ size misses from C per j-loop iteration $N^3 \div \text{block}$ size total misses (same as before)

more than 3?


can we just keep doing this increase from 3 to some large X? ...


assumption: X values from A would stay in cache X too large — cache not big enough

assumption: X blocks from B would help with spatial locality X too large — evicted from cache before next iteration




 C_{ij}






```
for each kk:
   for each i:
    for each j:
        for k=kk,kk+1:
    C_{ij}+=A_{ik}\cdot B_{kj}
```

within innermost loop good spatial locality in A bad locality in B good temporal locality in C





```
for each kk:


for each i:


for each j:

for k=kk,kk+1:


C_{ij}+=A_{ik}\cdot B_{kj}
```


loop over j: better spatial locality over A than before; still good temporal locality for A





loop over j: spatial locality over B is worse but probably not more misses cache needs to keep two cache blocks for next iter instead of one (probably has the space left over!)





for each kk: for each i: for each j


right now: only really care about keeping 4 cache blocks in *j* loop for k=kk,kk+1: have more than 4 cache blocks? $C_{ij} + = A_{ik}$ increasing kk increment would use more of them


keeping values in cache


can't explicitly ensure values are kept in cache


...but reusing values *effectively* does this cache will try to keep recently used values


cache optimization ideas: choose what's in the cache for thinking about it: load values explicitly for implementing it: access only values we want loaded

















what happens to TLB when page table base pointer is changed? e.g. context switch

most entries in TLB refer to things from wrong process oops — read from the wrong process's stack?

what happens to TLB when page table base pointer is changed? e.g. context switch

most entries in TLB refer to things from wrong process oops — read from the wrong process's stack?

option 1: invalidate all TLB entries side effect on "change page table base register" instruction

what happens to TLB when page table base pointer is changed? e.g. context switch

most entries in TLB refer to things from wrong process oops — read from the wrong process's stack?

option 1: invalidate all TLB entries side effect on "change page table base register" instruction

option 2: TLB entries contain process ID set by OS (special register) checked by TLB in addition to TLB tag, valid bit

editing page tables

what happens to TLB when OS changes a page table entry?

most common choice: has to be handled in software

editing page tables

what happens to TLB when OS changes a page table entry?

most common choice: has to be handled in software

invalid to valid — nothing needed TLB doesn't contain invalid entries MMU will check memory again

valid to invalid — OS needs to tell processor to invalidate it special instruction (x86: invlpg)

valid to other valid — OS needs to tell processor to invalidate it

address splitting for TLBs (1)

my desktop:

4KB (2^{12} byte) pages; 48-bit virtual address

64-entry, 4-way L1 data TLB

TLB index bits?

TLB tag bits?

address splitting for TLBs (2)


my desktop:


4KB (2^{12} byte) pages; 48-bit virtual address


1536-entry $(3 \cdot 2^9)$, 12-way L2 TLB


TLB index bits?


TLB tag bits?











what happens to TLB when page table base pointer is changed? e.g. context switch

most entries in TLB refer to things from wrong process oops — read from the wrong process's stack?

what happens to TLB when page table base pointer is changed? e.g. context switch

most entries in TLB refer to things from wrong process oops — read from the wrong process's stack?

option 1: invalidate all TLB entries side effect on "change page table base register" instruction

what happens to TLB when page table base pointer is changed?
e.g. context switch

most entries in TLB refer to things from wrong process oops — read from the wrong process's stack?

option 1: invalidate all TLB entries side effect on "change page table base register" instruction

option 2: TLB entries contain process ID set by OS (special register) checked by TLB in addition to TLB tag, valid bit

editing page tables

what happens to TLB when OS changes a page table entry?

most common choice: has to be handled in software

editing page tables

what happens to TLB when OS changes a page table entry?

most common choice: has to be handled in software

invalid to valid — nothing needed TLB doesn't contain invalid entries MMU will check memory again


valid to invalid — OS needs to tell processor to invalidate it special instruction (x86: invlpg)

valid to other valid — OS needs to tell processor to invalidate it

2-level splitting


9-bit virtual address

6-bit physical address



2-level splitting

- 9-bit virtual address
- 6-bit physical address
- 8-byte pages \rightarrow 3-bit page offset (bottom) ⁶
- 9-bit VA: 6 bit VPN + 3 bit PO
- 6-bit PA: 3 bit PPN + 3 bit PO



physical addr

PPN page offset

2-level splitting

9-bit virtual address

virtual addr page offset VPN


PPN

physical addr

- 6-bit physical address
- 8-byte pages \rightarrow 3-bit page offset (bottom) ⁶

page offset

- 9-bit VA: 6 bit VPN + 3 bit PO
- 6-bit PA: 3 bit PPN + 3 bit PO
- 1 page page tables w/ 1 byte entry \rightarrow 8 entry PTs



page table (either level)

2-level splitting

9-bit virtual address

virtual addr page offset VPN pt 1 VPN pt 2

6-bit physical address

8-byte pages \rightarrow 3-bit page offset (bottom) ⁶

physical addr page offset PPN

page table (either level)

valid? PPN

9-bit VA: 6 bit VPN + 3 bit PO

6-bit PA: 3 bit PPN + 3 bit PO

1 page page tables w/ 1 byte entry \rightarrow 8 entry PTs

8 entry page tables \rightarrow 3-bit VPN parts

9-bit VA: 3 bit VPN part 1; 3 bit VPN part 2

187

physical addresses	byte	es			physical addresses	byt	es		
0x00-3	00	11	22	33	0x20-3			72	13
0x04-7	44	55	66	77	0x24-7	F4	Α5	36	07
0x08-B	88	99	AA	ВВ	0x28-B	89	9A	AB	ВС
0x0C-F	CC	DD	EE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0A
0x14-7	1B	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	AC	DC	DC	0C

physical bytes addresses	i	physical addresses	bytes		
0x00-300 1	.1 22 33	0x20-3		. 72	13
0x04-744 5	5 66 77	0x24-7	F4 A5	36	07
0x08-B88 9	9 AA BB	0x28-B	89 9 <i>A</i>	ΑB	ВС
0x0C-FCC D	D EE FF	0x2C-F	CD DE	EF	F0
0x10-31A 2	A 3A 4A	0x30-3	BA 0A	ВА	0A
0x14-71B2	B 3B 4B	0x34-7	DB 0E	DB	0B
0x18-B1C 2	.C 3C 4C	0x38-B	EC 00	: EC	0C
0x1C-F1C 2	.C 3C 4C	0x3C-F	AC DC	DC	0C
***=					

physical addresses	byt	es			r ad	hysical dresses	byt	es		
0x00-3			22	33		x20-3			72	13
0x04-7	44	55	66	77	0	x24-7	F4	Α5	36	07
0x08-B	88	99	AΑ	ВВ	0	x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0	x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0	x30-3	ВА	0A	ВА	0Α
0x14-7	1B	2B	3B	4B	0	x34-7	DB	0B	DB	0B
0x18-B	10	2C	3C	4C	0	x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0	x3C-F	AC	DC	DC	0C

physical	byte	es		
addresses				
0x00-3	00	11	22	33
0x04-7	44	55	66	77
0x08-B	88	99	AA	ВВ
0x0C-F	CC	DD	EE	FF
0x10-3	1A	2A	3A	4A
0x14-7	1B	2B	3B	4B
0x18-B	1C	2C	3C	4C
0x1C-F	1C	2C	3C	4C

physical addresses	byt	es		
0x20-3	00	91	72	13
0x24-7				
0x28-B	89	9A	ΑB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x34-7	DΒ	0B	DB	0B
0x38-B	EC	0C	EC	0C
0x3C-F	AC	DC	DC	<u> </u>

physical addresses	byt	es			physical addresses	byt	es		
0x00-3			22	33	0x20-3			72	13
0x04-7	44	55	66	77	0x24-7	F4	Α5	36	07
0x08-B	88	99	AA	ВВ	0x28-B	89	9A	AB	ВС
0x0C-F	CC	DD	ΕE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1B	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	AC	DC	DC	0C

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register 0x08; translate virtual address 0x0FB

physical bytes addresses 0x00-3 00 11 22 33 0x04-7 44 55 66 77 0x08-B 88 99 AA BB 0x0C-F CC DD EE FF 0x10-3 1A 2A 3A 4A 0x14-7 1B 2B 3B 4B 0x18-B 1C 2C 3C 4C 0x1C-F 1C 2C 3C 4C

physical addresses 0x20-3 D0 D1 D2 D3 0x24-7 D4 D5 D6 D7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C

physical addresses	byt	es			a	physical ddresses	byt	es		
0x00-3			22	33		9x20-3			D2	D3
0x04-7	44	55	66	77	(9x24-7	D4	D5	D6	D7
0x08-B	88	99	AΑ	ВВ	(9х28-В	89	9A	AΒ	ВС
0x0C-F	CC	DD	ΕE	FF	(9x2C−F	CD	DE	EF	F0
0x10-3	1A	2A	3A	4A	(9x30-3	ВА	0A	ВА	0 <i>A</i>
0x14-7	1B	2B	3B	4B	(9x34-7	DΒ	0B	DB	0E
0x18-B	1C	2C	3C	4C	(9х38-В	EC	0C	EC	00
0x1C-F	10	2C	3C	4C	(9x3C−F	FC	0C	FC	00

physical addresses	byte	es			á	physical addresses	byt	es		
0x00-3			22	33		0x20-3			D2	D3
0x04-7	44	55	66	77		0x24-7	D4	D5	D6	D7
0x08-B	88	99	AΑ	ВВ		0x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF		0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	3A	4A		0x30-3	ВА	0Α	ВА	0Α
0x14-7	1B	2B	3B	4B		0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C		0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C		0x3C-F	FC	0C	FC	0C

physical addresses	byt	es			physical addresses	byt	es		
0x00-3			22	33	0x20-3			D2	D3
0x04-7	44	55	66	77	0x24-7	D4	D5	D6	D7
0x08-B	88	99	AA	ВВ	0x28-B	89	9A	AB	ВС
0x0C-F	CC	DD	ΕE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1B	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3C-F	FC	0C	FC	0C

physical addresses	bytes			a	physical ddresses	byt	es		
0x00-3		. 22	33		x20-3			D2	D3
0x04-7	44 55	66	77	()x24-7	D4	D5	D6	D7
0x08-B	88 99	AA	ВВ	()x28-B	89	9A	AB	ВС
0x0C-F	CC DD	EE	FF	(x2C-F	CD	DE	EF	F0
0x10-3	1A 2A	3A	4A	(0x30-3	ВА	0A	ВА	0Α
0x14-7	1B 2E	3B	4B	()x34-7	DB	0B	DB	0B
0x18-B	1C 2C	3C	4C	()x38-B	EC	0C	EC	0C
0x1C-F	1C 2C	3C	4C	(x3C-F	FC	0C	FC	0C

physical addresses	byt	es			phy addre	sical esses	byt	es		
0x00-3			22	33	0x2	0-3	D0	D1	D2	D3
0x04-7	44	55	66	77	0x2	4-7	D4	D5	D6	D7
0x08-B	88	99	AA	ВВ	0x2	8-B	89	9A	AB	ВС
0x0C-F	CC	DD	EE	FF	0x2	C-F	CD	DE	EF	F0
0x10-3	1A	2A	5A	4A	0x3	0-3	ВА	0A	ВА	0A
0x14-7	1B	2B	3B	4B	0x3	4-7	DB	0B	DB	0B
0x18-B	10	2C	3C	4C	0x3	8-B	EC	0C	EC	0C
0x1C-F	1C	2C	3C	4C	0x3	C-F	FC	0C	FC	0C

physical addresses	bytes	S			phy addr	/sical esses	byt	es		
0x00-3			22	33		20-3			D2	D3
0x04-7	44 5	55	66	77	0x2	4-7	D4	D5	D6	D7
0x08-B	88 9	99	AΑ	ВВ	0x2	8-B	89	9A	ΑB	ВС
0x0C-F	CC [DD	EE	FF	0x2	C-F	CD	DE	EF	F0
0x10-3	1A 2	2A	ЗА	4A	0x3	80-3	ВА	0A	ВА	0Α
0x14-7	1B 2	2B	3B	4B	0x3	4-7	DB	0B	DB	0B
0x18-B	1C 2	2C	3C	4C	0x3	8-B	EC	0C	EC	оC
0x1C-F	1C 2	2C	3C	4C	0x3	C-F	FC	0C	FC	0C

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register 0x08; translate virtual address 0x00B

physical bytes physical bytes addresses addresses 0x00-3|00 11 22 33 0x20-3|D0 D1 D2 D3 0x04-7|44 55 66 77 0x24-7D4 D5 D6 D7 0x08-B|88 99 AA BB 0x28-Bl89 9A AB BC 0x0C-FICC DD EE FF 0x2C-FCD DE EF F0 0x10-3|1A 2A 3A 4A 0x30-3|BA 0A BA 0A 0x34-7DB 0B DB 0B 0x14-7|1B 2B 3B 4B 0x18-Bl1C 2C 3C 4C 0x38-B|EC 0C EC 0C 0x1C-F|1C 2C 3C 4C 0x3C-FIFC 0C FC 0C

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register 0x08; translate virtual address 0x00B

physical bytes physical bytes addresses addresses 0x00-3|00 11 22 33 0x20-3|D0 D1 D2 D3 0x04-7|44 55 66 77 0x24-7D4 D5 D6 D7 0x08-B|88 99 AA BB 0x28-Bl89 9A AB BC 0x0C-FICC DD EE FF 0x2C-FCD DE EF F0 0x10-3|1A 2A 3A 4A 0x30-3|BA 0A BA 0A 0x34-7DB 0B DB 0B 0x14-7|1B 2B 3B 4B 0x18-Bl1C 2C 3C 4C 0x38-B|EC 0C EC 0C 0x1C-F|1C 2C 3C 4C 0x3C-FIFC 0C FC 0C

physical addresses	byte	S			phy addr	/sical esses	byt	es		
0x00-3			22	33		20-3			D2	D3
0x04-7	44 !	55	66	77	0x2	24-7	D4	D5	D6	D7
0x08-B	88 9	99	AΑ	ВВ	0x2	28-B	89	9A	ΑB	ВС
0x0C-F	CC I	DD	EE	FF	0x2	C-F	CD	DE	EF	F0
0x10-3	1A 2	2A	3A	4A	0x3	80-3	ВА	0Α	ВА	0Α
0x14-7	1B 2	2B	3B	4B	0x3	84-7	DB	0B	DB	0B
0x18-B	1C 2	2C	3C	4C	0x3	88-B	EC	0C	EC	0C
0x1C-F	1C 2	2C	3C	4C	0x3	C-F	FC	0 _C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical _k addresses	oyt	es			
0x00-3			22	33]
0x04-7	14	55	66	77	
0x08-B	38	99	AΑ	ВВ	
0x0C-F	CC	DD	EE	FF	
0x10-3	1A	2A	3A	4A	
0x14-7	1B	2B	3B	4B	
0x18-B	1C	2C	3C	4C	
0x1C-F	٩Ĉ	ВС	DC	EC	

```
physical bytes addresses 0x20-3 D0 E1 D2 D3 0x24-7 D4 E5 D6 E7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C
```

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical bytes addresses						
addresses	Dyt					
0x00-3						
0x04-7	44	55	66	77		
0x08-B						
0x0C-F						
0x10-3	1A	2A	ЗА	4A		
0x14-7						
0x18-B						
0x1C-F	AC	ВС	DC	EC		

```
physical bytes addresses 0x20-3 D0 E1 D2 D3 0x24-7 D4 E5 D6 E7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C
```

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical bytes addresses						
addresses	Dyt					
0x00-3						
0x04-7	44	55	66	77		
0x08-B						
0x0C-F						
0x10-3	1A	2A	ЗА	4A		
0x14-7						
0x18-B						
0x1C-F	AC	ВС	DC	EC		

```
physical bytes addresses 0x20-3 D0 E1 D2 D3 0x24-7 D4 E5 D6 E7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C
```

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical addresses	byt	es		
0x00-3			22	33
0x04-7	44	55	66	77
0x08-B				
0x0C-F	CC	DD	EE	FF
0x10-3	1A	2A	3A	4A
0x14-7	1B	2B	3B	4B
0x18-B			3C	
0x1C-F	AC	ВС	DC	EC

```
physical bytes addresses 0x20-3 D0 E1 D2 D3 0x24-7 D4 E5 D6 E7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C
```

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical bytes addresses						
addresses	Dyt					
0x00-3						
0x04-7	44	55	66	77		
0x08-B						
0x0C-F						
0x10-3	1A	2A	ЗА	4A		
0x14-7						
0x18-B						
0x1C-F	AC	ВС	DC	EC		

```
physical bytes addresses 0x20-3 D0 E1 D2 D3 0x24-7 D4 E5 D6 E7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C
```

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical addresses	hvte	25			physical addresses	byt	es		
addresses	Dy to				addresses				
0x00-3	00	11	22	33	0x20-3	D0	E1	D2	D3
0x04-7	44	55	66	77	0x24-7	D4	E5	D6	E7
0x08-B	88	99	AΑ	ВВ	0x28-B	89	9A	ΑB	ВС
0x0C-F	CC	DD	EE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A	2A	ЗА	4A	0x30-3	ВА	0A	ВА	0A
0x14-7	1B	2B	3B	4B	0x34-7	DB	0B	DB	0B
0x18-B	1C	2C	3C	4C	0x38-B	EC	0C	EC	0C
0x1C-F	AC	ВС	DC	EC	0x3C-F	FC	0C	FC	0C

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical bytes addresses						
addresses	Dyt					
0x00-3						
0x04-7	44	55	66	77		
0x08-B						
0x0C-F						
0x10-3	1A	2A	ЗА	4A		
0x14-7						
0x18-B						
0x1C-F	AC	ВС	DC	EC		

```
physical bytes addresses 0x20-3 D0 E1 D2 D3 0x24-7 D4 E5 D6 E7 0x28-B 89 9A AB BC 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A 0x34-7 DB 0B DB 0B 0x38-B EC 0C EC 0C 0x3C-F FC 0C FC 0C
```

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused

physical bytes addresses_	physical bytes addresses
0x00-3 00 11 22 33	0x20-3 D0 E1 D2 D3
0x04-744 55 66 77	0x24-7D4 E5 D6 E7
0x08-B88 99 AA BE	0x28-B89 9A AB BC
0x0C-FCC DD EE FF	0x2C-FCD DE EF F0
0x10-3 1A 2A 3A 4A	0x30-3BA 0A BA 0A
0x14-7 1B 2B 3B 4E	0x34-7DB 0B DB 0B
0x18-B1C 2C 3C 4C	0x38-BEC 0C EC 0C
0x1C-FAC BC DC EC	0x3C-FFC 0C FC 0C