Changelog

13 Dec 2023: fixup incorrect register renaming in "register renaming: missing pieces" example of pushq transformation

last time

```
branch prediction
```

guess target run instructions based on guess detect if guess wrong later "squash" (cancel) instructions if guess wrong

alternative pipelines and forwarding

branch prediction strategies

backwards-taken, forward-not-taken

anonymous feedback


(from before lecture Thurs, but after I revised slides)


```
how do condition codes work?
```


set by cmp, test, arithmetic instructions used by conditional jump instructions (jl [jump if less than], etc.) extra registers in five-stage pipeline: part of execute stage


execute v memory stage:


memory stage: accesses to memory (other than initial machine code) execute stage: arithmetic (including address computations)


















5









to fetch stage




5





prediction to fetch stage



to fetch stage







other predictors

```
using more history:
    whether branch taken/not taken last few times?
     pattern (e.g. taken every Nth time?)
combining history from multiple branches
predicting branch targets, instead of just outcomes
     example: function returns, (some) switch statements, polymorphic
     method calls
```

6

beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

•••

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8
      9
      10
      11

      mov 0(%rbx), %r8
      F
      D
      R
      I
      E
      M
      M
      M
      W
      C

      sub %r8, %r9
      F
      D
      R
      I
      E
      W
      C

      add %r10, %r11
      F
      D
      R
      I
      E
      W
      C

      xor %r12, %r13
      F
      D
      R
      I
      E
      W
      C
```

•••

interlude: real CPUs

modern CPUs:

execute multiple instructions at once

execute instructions out of order — whenever values available

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

read-after-write examples (1)

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      D
      E
      M
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W</t
```

normal pipeline: two options for %r8? choose the one from *earliest stage* because it's from the most recent instruction

read-after-write examples (1) out-of-order execution: %r8 from earliest stage might be from *delayed instruction* can't use same forwarding logic addq %r12, %r8 cvcle # 0 1 2 3 4 5 6 7 8 addg %r10, %r8 movg %r8, (%rax) movq \$100, %r8

addq %r13, %r8

register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)


```
addq %r10, %r8 | addq %r10, %r8_{v1} \rightarrow %r8_{v2} addq %r11, %r8 | addq %r11, %r8_{v2} \rightarrow %r8_{v3} addq %r12, %r8 | addq %r12, %r8_{v3} \rightarrow %r8_{v4}
```

read different version than the one written represent with three argument psuedo-instructions

forwarding a value? must match version exactly

for now: version numbers

later: something simpler to implement




```
cycle # 0 1 2 3 4 5 6 7 8
addg %r10, %r8
                                 DE
movg %r8, (%rax)
movq %r11, %r8
                        F D E M W
movg %r8, 8(%rax)
movq $100, %r8
                          FDEM
addq %r13, %r8
```

out-of-order execution: if we don't do something, newest value could be overwritten!

```
cycle # 0 1 2 3 4 5 6 7 8
addg %r10, %r8
movg %r8, (%rax)
movg %r11, %r8
                        F D E M W
movq %r8, 8(%rax)
movq $100, %r8
                           F D E
addq %r13, %r8
```

two instructions that haven't been started could need *different versions* of %r8!



keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register


called register renaming


register renaming

rename architectural registers to physical registers


different physical register for each version of architectural track which physical registers are ready

compare physical register numbers to do forwarding







branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches



register renaming done here stage needs to keep mapping from architectural to physical names




instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)




read from much larger register file and handle forwarding register file: typically read 6+ registers at a time (extra data paths wires for forwarding not shown)


1




many execution units actually do math or memory load/store some may have multiple pipeline stages some may take variable time (data cache, integer divide...)



writeback results to physical registers register file: typically support writing 3+ registers at a time




new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again



commit stage also handles branch misprediction reorder buffer tracks enough information to undo mispredicted instrs.

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                      RIEW
addg %r02, %r05
                 F D R
                           TF
addg %r03, %r04
cmpg %r04, %r08
                             I E W
jne ...
                          R
                               IE
                                    W
addg %r01, %r05
                        D R
                            I E
                                  W
addg %r02, %r05
                        F D
                             RIE
                                    W
addq %r03, %r04
                            R
                                  IE
                          D
                                      W
cmpg %r04, %r08
                                    T E
                                         W
```



```
cycle #
                    0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                               E W
addq %r02, %r05
addg %r03, %r04
                                   issue instructions
cmpg %r04, %r08
                                   (to "execution units")
                                    when operands ready
jne ...
                              R
addg %r01, %r05
                                    E
                                       W
addg %r02, %r05
                              D
                                         W
addq %r03, %r04
                                 R
cmpg %r04, %r08
```

```
cycle # 0 1 2 3 4 5 6 7 8 9
addq %r01, %r05 FDRIEW
commit instructions in order waiting until next complete
addg %r01, %r05
                                  W
addg %r02, %r05
                                  F
                                    W
addq %r03, %r04
                                    Ε
cmpg %r04, %r08
```

branch target buffer

what if we can't decode LABEL from machine code for jmp LABEL or jle LABEL fast?

will happen in more complex pipelines

what if we can't decode that there's a RET, CALL, etc. fast?

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

. .

0x400031: ret

•••

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0×400	5	Jxx	0x3FFFF3	•••
0×01	1	0×401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••			•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

•

0x400031: ret

22

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	
0	•••
•••	•••
0	

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx


0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

. .

0x400031: ret

... ...



register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register


register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

renamed

$\operatorname{arch} o \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



register renaming state

original
add %r10, %r8 ...
add %r11, %r8 ...
add %r12, %r8 ...

→ phys register map
%x04
%x09
•••
%x13
%x17
%x19
%x07
%x05
•••

renamed table for architectural (external) and physical (internal) name (for next instr. to process)

%х	18
%x	20
%х	21
%х	23
%х	24
•••	

register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

04 0 4

$\operatorname{arch} o \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed

list of available physical registers added to as instructions finish




original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

$\operatorname{arch} \to \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••




```
original
add %r10, %r8
add %r11, %r8
add %r12, %r8
```

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18
```

$arch \rightarrow phys register map$


%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$


%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18	
%x20	
%x21	
%x23	
%x24	
•••	

original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq \$100, %r8
addq %r11, %r8

á	arch $ ightarrow$ phys register map	
%rax	%x04	
%rcx	%x09	
•••	•••	
%r8	%x13	
%r9	%x17	
%r10	%x19	
%r11	%x07	
%r12	%x05	

free regs

renamed

%x18 %x20 %x21 %x23 %x24 ...

```
original
addg %r10, %r8
movg %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addg %r11, %r8
```

%r11

%r12

 $arch \rightarrow phys register map$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19

%x07 %x05

renamed addg %x19, %x13 \rightarrow %x18

free

regs

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory subq %r8, %r11 movq $(%r11), %r11 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

	%x04
%rcx	%x09
••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19

%r11

%r12

%x07

%x05

regs

%x18
%x20
%x21
%x23
%x24

free

```
renamed
        original
addq %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
                        movg %x18, (%x04) \rightarrow (memory)
movg %r8, (%rax)
subq %r8, %r11
movg 8(%r11), %r11
mova $100, %r8
addg %r11, %r8
     arch \rightarrow phys register map
%rax
       %x04
%rcx
       %x09
       %x13%x18
%r8
%r9
       %x17
                                          %x21
%r10
                                           %x23
       %x19
%r11
                                          %x24
       %x07
```

%r12

%x05

could be that %rax = 8+%r11 could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

%rax

%rcx

%r8

%r9

%r10

%r11

%r12

```
renamed addq \%x19, \%x13 \rightarrow \%x18 movq \%x18, (\%x04) \rightarrow (memory) subq \%x18, \%x07 \rightarrow \%x20
```

 $\operatorname{arch} o \operatorname{phys}$ register map

%x04 %x09 ... %x13%x18 %x17

%x19 %x07%x20 %x05 free regs %x18

%x20 %x21 %x23

%x23 %x24

2

```
original
                                         renamed
addq %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
                         movq %x18, (%x04) \rightarrow (memory)
movg %r8, (%rax)
                         subq %x18, %x07 \rightarrow %x20
suba %r8, %r11
mova 8(%r11), %r11
                         mova 8(\%x20), (memory) \rightarrow \%x21
movq $100, %r8
addg %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%r12

%x05

	1 3 0 1
%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x 07%x20 %x21

free regs %x18

```
original
                                          renamed
addg %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          movq %x18, (%x04) \rightarrow (memory)
movg %r8, (%rax)
                          subg %x18, %x07 \rightarrow %x20
subq %r8, %r11
                          movg 8(%x20), (memory) \rightarrow %x21
mova 8(%r11), %r11
                         movg $100 \rightarrow \%x23
mova $100, %r8
addg %r11, %r8
```

 $arch \rightarrow phys register map$

%rax

%rcx

%r8

%r9

%r10

%r11

%r12

%x05

%x04 %x09 %x13%x18%x23 %x17 %x19 %x07%x20%x21

free regs %x18 %x20 %x24

```
original
                                          renamed
addg %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          movq %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
                          subg %x18, %x07 \rightarrow %x20
                          movg 8(%x20), (memory) \rightarrow %x21
movq 8(%r11), %r11
mova $100, %r8
                          mova $100 \rightarrow %x23
                          addg %x21, %x23 \rightarrow %x24
addg %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{man}$

	u. o	, p, c	-8.555ap
%rax	%x0)4	
%rcx	%x0)9	
•••	•••		
%r8	%x1	.3%x18 <mark>%x</mark>	: 23 %x24
%r9	%x1	.7	
%r10	%x1	9	
%r11	%x0	7%x20 %x	21

%r12

%x05

free regs %x18


register renaming exercise

original addq %r8, %r9 movq \$100, %r10 subq %r10, %r8 xorq %r8, %r9 andq %rax, %r9 arch \rightarrow phys

%rax %x04 %x09 %rcx %r8 %x13 %r9 %x17 %r10 %x19 %r11 %x29 %r12 %x05 %r13 %x02 free regs

renamed

%x18 %x20 %x21 %x23 %x24 ...



instruction queue

#	instruction
1	addq %x01, %x05 \rightarrow %x06
2	addq %x02, %x06 $ ightarrow$ %x07
	addq %x03, %x07 \rightarrow %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

execution unit ALU 1

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

06
)7
08
)9.cc
L0
.1
L2
L3.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1
ALU 1
ALU 2

-

instruction queue

#	instruction
1	addq %x01, %x05 \rightarrow %x06
3	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 1 ALU 2

•

instruction queue

06
)7
08
)9.cc
L0
.1
L2
L3.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1
ALU 1 1
ALU 2

instruction queue

#	instruction
	addq %x01, %x05 → %x06
2	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2
ALU 1	1	2
ALU 2		

instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2			_

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc
_	1 1 /

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2		—	_

instruction queue

#	instruction
	$addq %x01, %x05 \rightarrow %x06$
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
	<pre>jne %x09.cc, addq %x01, %x08 → %x10</pre>
	addq %x01, %x08 \rightarrow %x10
6 7	addq %x01, %x08 \rightarrow %x10 addq %x02, %x10 \rightarrow %x11

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4
ALU 1	1	2	3	4
ALU 2		—	_	6

instruction queue

#	instruction
	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq %x04, %x08 \rightarrow %x09.cc$
5	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc
9	cmpq %x04, %x12 \rightarrow %x13.cc

	I
reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4
ALU 1	1	2	3	4
ALU 2		—		6

instruction queue

	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc
9	cmpq %x04, %x12 $ ightarrow$ %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5
ALU 1	1	2	3	4	5
ALU 2	_	_	_	6	7

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
~	addq %x02, %x10 → %x11
≫ <	addq $%x03$, $%x11 \rightarrow %x12$
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5	6
ALU 1	1	2	3	4	5	8
ALU 2		_		6	7	_

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
≫ <	addq $%x03$, $%x11 \rightarrow %x12$
9≪	cmpq $%x04$, $%x12 \rightarrow %x13.cc$

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2		_		6	7			

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
a/	
~	addq %x01, %x08 → %x10
<u>∞</u>	addq $%x01$, $%x08 \rightarrow %x10$ addq $%x02$, $%x10 \rightarrow %x11$
× ×	
7× 8×	addq %x02, %x10 → %x11

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending ready
•••	

execution unit	cycle $\#~1$	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2		_	—	6	7			

instruction queue


#	instruction
1	mrmovq (%x04) \rightarrow %x06
2	mrmovq (%x05) \rightarrow %x07
3	addq $%x01$, $%x02 \rightarrow %x08$
4	addq %x01, %x06 → %x09
5	addq %x01, %x07 \rightarrow %x10

scorehoard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
•••	



31




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute $A \times (B \times (C \times D))$?


 3×3 cycles + any time to forward values no parallelism!

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	

instruction queue

	motraction queue
#	instruction
1	add %x01, %x02 \rightarrow %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 $ ightarrow$ %x08
4	cmp $%$ x03, $%$ x08 \rightarrow $%$ x09.cc
	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 \rightarrow %x14.cc
10	jle %x14.cc,

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	""

instr	uction	queue
111361	uction	queuc

	mstruction queue
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 $ ightarrow$ %x06
3	imul %x03, %x07 → %x08
4	cmp $%x03$, $%x08 \rightarrow %x09$.cc
5	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 \rightarrow %x14.cc
10	jle %x14.cc,

execution unit cvcle# 1

ALU 1 (add, cmp, jxx)
ALU 2 (add, cmp, jxx)
ALU 3 (mul) start
ALU 3 (mul) end

reg status %x01 readv %x02 readv %x03 pending %x04 ready %x05 ready %x06 pending %x07 ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending %x14 pending

inctri	iction	queue
111361	uction	queuc

	mstruction queue
#	instruction
\sim	add %x01, %x02 → %x03
2<	imul %x04, %x05 → %x06
3	imul %x03, %x07 $ ightarrow$ %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit cycle# 1 2

ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) -

ALU 3 (mul) start 2 3 ALU 3 (mul) end 2

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	"

insti	ruction	allelle
111361	uction	queuc

	mstruction queue
#	instruction
\bowtie	add %x01, %x02 → %x03
2><	1mul %x04, %x05 → %x06
3≪	<pre>imul %x03, %x07 → %x08</pre>
4	cmp %x03, %x08 → %x09.cc
	jle %x09.cc,
6 ≪	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp $%x11$, $%x13 \rightarrow %x14.cc$
10	jle %x14.cc,

 execution unit
 cycle# 1
 2
 3

 ALU 1 (add, cmp, jxx)
 1
 6

 ALU 2 (add, cmp, jxx)

 ALU 3 (mul) start
 2
 3
 7

 ALU 3 (mul) end
 2
 3

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
•••	

instruction queue				
#	instruction			
\sim	add %x01, %x02 → %x03			
	1mul %x04, %x05 → %x06			
3≪	imul %x03, %x07 → %x08			
4><	$\underline{cmp\ \%x03,\ \%x08 \rightarrow \%x09.cc}$			
5	jle %x09.cc,			
6≪	add %x01, %x03 → %x11			
7<	1mul %x04, %x06 → %x12			
8	imul %x03, %x08 → %x13			
9	cmp %x11, %x13 $ ightarrow$ %x14.cc			
10	jle %x14.cc,			

%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
•••	***

status

reg

ALU 1 (add, cmp, jxx) 1 6 - 4
ALU 2 (add, cmp, jxx) - - - ALU 3 (mul) start 2 3 7 8
ALU 3 (mul) end 2 3 7

execution unit cycle# 1

instruction queue				
#	instruction			
I	add %x01, %x02 → %x03			
2><	<u>imul %x04, %x05 → %x06</u>			
3≪	imul %x03, %x07 → %x08			
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$			
5><	jle %x09.cc,			
6 ≪	add %x01, %x03 → %x11			
7><	imul %x04, %x06 → %x12			
8	imul %x03, %x08 → %x13			
9	cmp $%x11$, $%x13 \rightarrow %x14$.cc			
10	jle %x14.cc,			

0	Status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
•••	***

status

reg

execution unit cycle#1 2 3 4 5 ALU 1 (add, cmp, jxx) 1 6 - 4 5 ALU 2 (add, cmp, jxx) - - - -

ALU 3 (mul) start 2 3 7 8 - ALU 3 (mul) end 2 3 7 8

instruction queue				
#	instruction			
\bowtie	add %x01, %x02 → %x03			
	imul %x04, %x05 → %x06			
3≪	imul %x03, %x07 → %x08			
4	$cmp \%x03, \%x08 \rightarrow \%x09.cc$			
	jle %x09.cc,			
	add %x01, %x03 → %x11			
7><	imul %x04, %x06 → %x12			
8<	imul %x03, %x98 → %x13			
9	cmp %x11, %x13 → %x14.cc			

ile %x14.cc, ...

reg	Status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
•••	***

ctatuc

reg

execution unit cycle#1 2 3 4 5 ALU 1 (add, cmp, jxx) 1 6 - 4 5 ALU 2 (add, cmp, jxx) - - - -

ALU 3 (mul) start 2 3 7 8 - ALU 3 (mul) end 2 3 7 8

3!

	instruction queue
#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3<	imul %x03, %x07 → %x08
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5×	jle %x09.cc,
6 ≪	add %x01, %x03 → %x11
7><	imul %x04, %x96 → %x12
8 ≪	imul %x03, %x08 → %x13
9≪	cmp $%x11$, $%x13 \rightarrow %x14.cc$
10	jle %x14.cc,

execution unit cycle# 1 2

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
) .	
9	

status

reg

	instru	ction queue		
#	instruction			
1><	add %x01, %x02	→ %x03		
2><	imul %x04, %x05	→ %×06		
3≪	imul %x03, %x07	→ %x08		
4<	cmp %x03, %x08	→ %x09.cc		
5×	jle %x09.cc,			
6≪	add %x01, %x03	→ %×11		
7><	imul %x04, %x06	→ %x12		
8><	imul %x03, %x08	→ %x13		
9≪	cmp %x11, %x13	→ %x14.cc		
128<	jle %x14.cc,			
	execution unit	cycle# 1	2	3

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

_	
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
9 .	
9 10)

status

reg


register renaming: missing pieces


what about "hidden" inputs like %rsp, condition codes?

one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones





backup slides

exercise

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional jump misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0)
    goto next;
next:
  i += 1;
  if (i == 50)
    break;
```

exercise

```
use 1-bit predictor on this loop executed in outer loop (not shown) many, many times
```

what is the conditional jump misprediction rate?

```
int i = 0;
while (true) {
  if (i % 3 == 0)
    goto next;
next:
  i += 1;
  if (i == 50)
    break;
```

i = 0 1 1	branch mod 3 == 50 mod 3	pred ??? ??? T	outcome T F F	correct? ??? ??? —
2 	== 50	F 		√

exercise

```
use 1-bit predictor on this loop executed in outer loop (not shown) many, many times
```

what is the conditional jump misprediction rate?

```
int i = 0;
while (true) {
  if (i % 3 == 0)
    goto next;
next:
  i += 1;
  if (i == 50)
    break;
```

i = 0 1 1	branch mod 3 == 50 mod 3	pred ??? ??? T	outcome T F F	correct? ??? ??? —
2	== 50	Ė	F	\checkmark

exercise soln (1) branch

???

???

N

N

N

Ν

N

Ν

Ν

N

mod 3

== 50

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

3

4

48

49

49

50

predicted outcome

??? ???

Ν

Ν N

N

correct?

next:

i += 1;if (i == 50) break;


overall: 64/100

while (true) {

int i = 0;

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)



exercise soln (1)

```
predicted
branch
                 outcome
mod 3
       ???
== 50
       ???
mod 3
```

Ν

N

Ν

Ν

N

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

3

4

48

49

49


50















int i = 0;



mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)





??? overall: 64/100

correct?

???

exercise soln (1)

```
predicted
branch
                  outcome
mod 3
       ???
== 50
```

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

N

N

Ν

Ν

Ν

3

4

48

49

49

50



correct?



overall: 64/100

while (true) {

int i = 0;



mod 3: correct for i=2,5,8,...,49 (16/50)

if (i % 3 == 0) goto next;

break: correct for i=2,3,...,48 (48/50)



i += 1;if (i == 50) break;

exercise soln (1)

```
predicted
branch
                 outcome
mod 3
       ???
== 50
      ???
```

N

Ν

Ν

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

3

4

48

49

49

50

```
???
???
```

N

correct?



mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

exercise soln (1) branch

???

N

N

N

Ν

N

Ν

Ν

Ν

mod 3

== 50

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

predicted outcome

??? ??? Ν

Ν N

N

correct?

???

i += 1;if (i == 50) break;

mod 3: correct for i=2,5,8,...,49 (16/50)

if (i % 3 == 0) goto next;

break: correct for i=2,3,...,48 (48/50)

next:

int i = 0;

3

4

48

49

49

50

0

overall: 64/100

while (true) {

predicting ret: ministack of return addresses

predicting ret — ministack in processor registers push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers


baz return address
bar return address
foo return address

(partial?) stack in CPU registers

stack in memory

4-entry return address stack

4-entry return address stack in CPU



next saved return address from call

on call: increment index, save return address in that slot

backup slides

indirect branch prediction


```
jmp *%rax or jmp *(%rax, %rcx, 8)
```

BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps good for polymophic method calls

table lookup with Hash(last few jmps) instead of Hash(this jmp)



 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19
%x23
•••
••

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19 %x23 ...

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12		

reorder buffer contains instructions started, but not fully finished new entries created on rename

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19 %x23

%XZ.

reorder buffer (ROB)



place newly started instruction at end of buffer remember at least its destination register

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19

free list

%x19
%x23
•••
•••

reorder buffer (ROB)

remove	instr num.	РС	dest. reg	done?	mispred? except?
here →	14	0x1233	%rbx / %x23		
on commit	15	0x1239	%rax / %x30		
	16	0x1242	%rcx / %x31		
	17	0x1244	%rcx / %x32		
	18	0x1248	%rdx / %x34		
	19	0x1249	%rax / %x38		
	20	0x1254	PC		
	21	0x1260	%rcx / %x17		
		•••			
add here	31	0x129f	%rax / %x12		
→ · · · · · · · · · · · · · · · · · · ·	32	0x1230	%rdx / %x19		
on rename					


next renamed instruction goes in next slot, etc.

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19	
%x23	
•••	
•••	



 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

arch.	phys.	
reg	reg	
%rax	%x12	
%rcx	%x17	
%rbx	%x13	
%rdx	%x07 %x19	
•••		

free list

%x19	
%x13	
•••	
•••	

reorder buffer (ROB)

remove here → on commit

instr num.	PC	dest.	reg	done?	mispred? except?
14	0x1233	%rbx	/ %x24		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
		•••			
31	0x129f	%rax	/ %x12		

 $\begin{array}{c} {\sf arch} \to {\sf phys.} \ \, {\sf reg} \\ {\sf for} \ \, {\sf new} \ \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19
%x13
•••

instructions marked done in reorder buffer when computed but not removed ('committed') yet


	remove	
	here	
on	commit	

	reorder barrer (110b)									
	instr num.	PC	dest.	reg	done?	mispred? except?				
-	14	0x1233	%rbx	/ %x24						
	15	0x1239	%rax	/ %x30						
	16	0x1242	%rcx	/ %x31	✓					
	17	0x1244	%rcx	/ %x32						
	18	0x1248	%rdx	/ %x34	✓					
	19	0x1249	%rax	/ %x38	✓					
	20	0x1254	PC							
	21	0x1260	%rcx	/ %x17						
		•••	•••							
	31	0x129f	%rax	/ %x12		1				

 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

	phys.			remove	instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg			here →	14	0x1233	%rbx	/ %x24		
%rax_	%x12	arch -	ightarrow phys reg	on commit	15	0x1239	%rax	/ %x30		
%rcx	%×17	for c	ommitted	on commit	16	0x1242	%rcx	/ %x31	√	
%rbx	%x13				17	0×1244	%rcx	/ %x32		
%rdx	%x07 %x19	arcn.	phys.		18	0x1248	%rdx	/ %x34	√	
•••	•••	reg	reg		19	0x1249	%rax	/ %x38	· /	
		%rax	%x30		20	0x1254	PC	,	Ť	
ree lis	+	%rcx	%x28		21	0x1260		/ %x17		
	7	%rbx	%x23					,		
%x19		%rdx	%x21		31	0x129f	%rax	/ %x12		✓
%x13		•••			-	OXIZI	701 47	7 707.12	+	v
•••		: L		la tara a a a su con a la cara de con	.:1					
•••	comm	it stage	e tracks arc	hitectural to phys	sicai	registe	r ma	ар		
	for co	mmitte	d instructio	ns						

arch \rightarrow phys. reg for new instrs



arch \rightarrow phys. reg for new instrs

arch.	phys.					instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg					14	0×1233	%rb×	/ %x24	/	Спосрен
%rax	%x12		$arch \rightarrow phys reg remove nere$				0x1239		<u>'</u>	•	
%rcx	%x17					0×1242	%rcx	/ %x31	√		
%rbx	%x13	-					0×1244				
%rdx	%×07 %	%x19	arch. phys.			18	0x1248	%rdx	/ %x34	√	
•••	•••		reg	reg		19	0x1249	%rax	/ %x38	√	
			%rax	%x30		20	0x1254	РС			
ree lis	t		%rcx	%x28		21	0×1260	%rcx	/ %x17		
	7		%rbx	%x23 %x24					-		
%x19	_		%rdx	%x21		31	0x129f	%rax	/ %x12		√
%x13		·	•••	•••		32	0x1230	%rdx	/ %x19		
 %x23	w	hen n	ext-to	-commit in	struction is done						
	u	pdate	this re	egister mar	and free register	list					
		•		•	reorder buffer						47

 $arch \rightarrow phys reg$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

free list

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.					
reg	reg					
%rax	%x30 %x38					
%rcx	%x31 %x32					
%rbx	%x23 %x24					
%rdx	%x21 %x34					
	•••					

	instr num.	PC	dest. reg	done?	mispred? / except?
	14	0x1233	%rbx / %x24	√	
	15	0x1239	%rax / %x30	V	
	16	0×1242	%rex / %x31	·	
	17	0×1244	%rex / %x32	·	
	18	0×1248	%rdx / %x34	·	
	19	0×1249	%rax / %x38	·	
-	20	0x1254	PC	√	√
	21	0x1260	%rcx / %x17		
	31	0x129f	%rax / %x12	√	
	32	0x1230	%rdx / %x19		

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	. phys.		
reg	reg		
%rax	%x30 %x38		
%rcx	%x31 %x32		
%rbx	%x23 %x24		
%rdx	%x21 %x34		

reorder buffer (ROB)

	()				
	instr num.	PC	dest. reg	done?	mispred? / except?
	14	0×1222	%rbx / %x24	√	
		***************************************	,	•	
	15	0×1239	%rax / %x30 -	V	
	16	0×1242	%rex / %x31	√	
		0×1244	%rex / %x32	·	
		0×1248	%rdx / %x34	·	
			%rax / %x38	V	
	10	OXIL 13	-01 ax 7 70x30	v	
\	20	0x1254	PC	\checkmark	\checkmark
	21	0x1260	%rcx / %x17		
	31	0x129f	%rax / %x12	✓	


0x1230 %rdx / %x19

free list

%x19 %x13 ...

when committing a mispredicted instruction...

this is where we undo mispredicted instructions



reorder buffer (ROB)


instr num.	PC	dest. reg	done?	mispred? except?
14	0x1233	%rbx / %x24	V	
15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	·	
17	0×1244	%rex / %x32	√ ·	
18	0×1248	%rdx / %x34	√ ·	
19	0x1249	%rax / %x38	√	
20	0x1254	PC	√	√
21	0×1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		
oiste	r man			

free list

%x19 %x13

copy commit register map into rename register map so we can start fetching from the correct PC

48



reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	√	
15	0x1239	%rax / %x30	V	
16	0×1242	%rex / %x31	V	
14 15 16 17	0×1244	%rex / %x32	·	
	0×1248	%rdx / %x34	·	
18 19	0×1249	%rax / %x38	·	
20	0×1254	PC	· ✓	√
21	0×1260	%rex / %x17		
			+ .	

free list

%x19 %x13 ...

...and discard all the mispredicted instructions

(without committing them)


better? alternatives


can take snapshots of register map on each branch don't need to reconstruct the table (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction

need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer






free regs for new instrs

X19	9
X23	3

arch.	phys.
reg	reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07



0x1248 RDX / X34

0x1249 RAX / X38

0x1254 R8 / X05 0x1260 R8 / X06


50

18 19

20

21

, , ,	reg	reg	: committed in or
	RAX	X15	
	RCX	X17	
	RBX	X13	
	RBX	X07	
	•••	•••	new instrs added



X19	arch.	phys.
X23	reg	reg
•••	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07


arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32

X48

X37

RBX RDX


·17	0x1244	RCX / X32	√
18	0x1248	RDX / X34	
		RAX / X38	✓
20	0x1254	R8 / X05	
21	0x1260	R8 / X06	



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37


	num.			
,				
	17	0x1244	RCX / X32	V
	18	0x1248	RDX / X34	
	19	0x1249	RAX / X38	√
	-		R8 / X05	
	21	0x1260	R8 / X06	



X19	arch.	phys.
X23	reg	reg
•••	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37

instr num.	PC	dest. reg
		
17	0×1244	RCX / X32
18	0x1248	RDX / X34
19	0x1249	RAX / X38
20	0x1254	R8 / X05
21	0x1260	R8 / X06



X19	arcn.	pnys.
X23	reg	reg
•••	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07


ai cii.	pilys.
reg	reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34

arch nhys

instr num.	PC	dest. reg	done?	except?
	:			
17	0×1244	RCX / X32	1	
	O/LET .		•	
		RDX·/·X34·····	√ ·····	
		RAX-/-X38	√ ······	
20	0x1254	R8 / X05	✓	✓

/ X06

0x1260R8




20

21

0x1254 R8 / X05 0x1260 R8 / X06

λ23	reg	reg		reg	reg
	RAX	X38		RAX	X21 X38
	RCX	X32	←	RCX	X2 X32
	RBX	X48		RBX	X48
	RBX	X34		RDX	X37 X34
					•••




free regs	for ne	ew instrs
X19	arch.	phys.
X23	reg	reg
	RAX	X38
	RCX	X32
	RBX	X48
	RBX	X34
		•••

reg
X21 X38
X2 X32
X48
X37 X34

RCX RBX RDX

7	0 × 1 2 4 4	RCX / X32	/	
,	UX1244	NCX / X32	V	
8	0 1 2 4 0	RDX / X34	/	
0	011240	NDX / X34	v	
Δ	0 1 2 4 0	DAY / V20	/	
9	0 1 2 4 3	KAX / X30	V	
0	0×1254	R8 / X05	./	١.,
			v	•
1	0x1260	R8 / X06		
	ONIZOU	/ /		




	101 110	
X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
		•••

arch.	value
reg	value
RAX	0x12343
RCX	0x234543
RBX	0x56782
RDX	0xF83A4

	num.	PC	dest. reg	d
,			•••	
	17	0×1244	RCX / X32	√
	18	0x1248	RDX / X34	√
	19	0x1249	RAX / X38	√
	20	0x1254	R8 / X05	√

0×1260R8 / X06

21



	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arcii.	pilys.
reg	reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34

مبيط مامييم

	instr num.	PC	dest. reg	done?	except?
¥					
	17	0x1244	RCX / X32	\checkmark	
	18	0x1248	RDX / X34	√	
	19	0x1249	RAX / X38	√	
	20	0x1254	R8 / X05	✓	✓
	21	0x1260	R8 / X06		

50

handling memory accesses?


one idea:


list of done + uncommitted loads+stores


execute load early + double-check on commit have data cache watch for changes to addresses on list if changed, treat like branch misprediction


loads check list of stores so you read back own values actually finish store on commit maybe treat like branch misprediction if conflict?


the open-source BROOM pipeline













better data-flow



better data-flow



better data-flow

