last time

aside: openmp


life HW: pattern of dividing up work in loop among multiple threads

alternate API idea: based on automating that:


```
#pragma omp parallel for
    for (int i = 0; i < N; ++i) {
        array[i] *= 2;
    }</pre>
```

subject of next week's lab

simple CPU



running instructions




0x100: addq %r8, %r9

0x108: movq 0x1234(%r10), %r11


%r8: 0x800 %r9: 0x900 %r10: 0x1000 %r11: 0x1100

running instructions



0x100: addq %r8, %r9 0x108: movq 0x1234(%r10), %r11 %r8: 0x800 %r9: 0x1700 %r10: 0x1000 %r11: 0x1100 ...

running instructions




0x100: addq %r8, %r9


0x108: movq 0x1234(%r10), %r11

"
%r8: 0x800
%r9: 0x1700
%r10: 0x1000
%r11: M[0x2234]
...


Human pipeline: laundry




Human pipeline: laundry




Waste (1)




Waste (1)




Waste (2)




Latency — Time for One




Latency — Time for One




Latency — **Time for One**



Throughput — Rate of Many




Throughput — Rate of Many




$$\frac{1 \text{ load}}{0.83 \text{h}} = 1.2 \text{ loads/h}$$

Throughput — Rate of Many




$$\frac{1 \text{ load}}{0.83 \text{h}} = 1.2 \text{ loads/h}$$

adding stages (one way)





divide running instruction into steps one way: fetch / decode / execute / memory / writeback


adding stages (one way)





add 'pipeline registers' to hold values from instruction

















why registers?


example: fetch/decode


need to store current instruction somewhere ...while fetching next one















diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?


Probably not...



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?


Probably not...



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?

Probably not...



addq processor: data hazard

```
// initially %r8 = 800,
// %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```

						_				
	fetch	fetcl	h/decode	de	code/exe	cute	execute/	memory	memory/\	vriteback
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
0	0×0				•	•	•	•	•	
1	0x2	8	9							
2		9	8	800	900	9]			
3			-	900	800	8	1700	9		
4					•	•	1700	8	1700	9
5									1700	8

addq processor: data hazard

```
// initially %r8 = 800,
// %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```

	fetch	fetc	h/decode	ded	code/exe	cute	execute/	memory	memory/\	writeback
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
0	0x0		•	•		•	•	•	•	
1	0x2	8	9	7						
2		9	8 ,	800	900	9				
3				900	800	8	1700	9		
4						•	1700	8	1700	9
5			shou	ld be		•	1700	8		

data hazard

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```

step#	pipeline implementation	ISA specification
1	read r8, r9 for (1)	read r8, r9 for (1)
2	read r9, r8 for (2)	write r9 for (1)
3	write r9 for (1)	read r9, r8 for (2)
4	write r8 for (2)	write r8 ror (2)

pipeline reads older value...

instead of value ISA says was just written

data hazard compiler solution

```
addq %r8, %r9
nop
nop
addq %r9, %r8
one solution: change the ISA
    all addgs take effect three instructions later
make it compiler's job
problem: recompile everytime processor changes?
```

data hazard hardware solution


```
addq %r8, %r9
// hardware inserts: nop
// hardware inserts: nop
addq %r9, %r8
how about hardware add nops?
called stalling
extra logic:
    sometimes don't change PC
    sometimes put do-nothing values in pipeline registers
```

opportunity


```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: addq %r9, %r8
...
```

	fetch	fetc	h/decode				execute/memory		memory/v	vriteback
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
0	0×0		•		•	•		•		•
1	0x2	8	9							
2		9	8	800	900	9		_		
3				900	800	8	1700	9		
4					1700		1700	8	1700	9
5			shou			1700	8			

exploiting the opportunity



exploiting the opportunity




opportunity 2

```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: nop
0x3: addq %r9, %r8
...
```

	fetch	fetch/	decode	· · · · · · · · · · · · · · · · · · ·			execute/	memory	memory/v	vriteback
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
0	0×0									
1	0x2	8	9]						
2	0x3			800	900	9				
3		9	8				1700	9		-
4				900	800	8			1700	9
5			٠, '		1700		1700	9		
6			shou	ld be	1700				1700	9

exploiting the opportunity



exercise: forwarding paths

 cycle #
 0
 1
 2
 3
 4
 5
 6
 7
 8

 addq %r8, %r9
 F
 D
 E
 M
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W

in subq, %r8 is _____ addq.

in xorq, %r9 is _____ addq.


in andq, %r9 is _____ addq.

in andq, %r9 is _____ xorq.

A: not forwarded from

B-D: forwarded to decode from $\{\mbox{execute},\mbox{memory},\mbox{writeback}\}$ stage of


unsolved problem



combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

unsolved problem




combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

solveable problem


common for real processors to do this but our textbook only forwards to the end of decode

why can't we...



clock cycle needs to be long enough
to go through data cache AND
to go through math circuits!
(which we were trying to avoid by putting them in separate stages)

why can't we...



clock cycle needs to be long enough
to go through data cache AND
to go through math circuits!
(which we were trying to avoid by putting them in separate stages)

hazards versus dependencies

dependency — X needs result of instruction Y?

has potential for being messed up by pipeline
(since part of X may run before Y finishes)

hazard — will it not work in some pipeline?

before extra work is done to "resolve" hazards
multiple kinds: so far, data hazards

```
addq %rax, %rbx
subq %rax, %rcx
irmovq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved wiht forwarding?

```
addq %rax, %rbx
subq %rax, %rcx
irmovq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved wiht forwarding?

```
addq %rax, %rbx
subq %rax, %rcx
irmovq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved wiht forwarding?

```
addq %rax, %rbx
subq %rax, %rcx
irmovq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved wiht forwarding?

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback
              // 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
addg/andg is hazard with 5-stage pipeline
addq/andq is not a hazard with 4-stage pipeline
```

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

more hazards with more pipeline stages

split execute into two stages: F/D/E1/E2/M/W

result only available near end of second execute stage

where does forwarding, stalls occur?

cycle #	0	1	2	3	4	5	6	7	8	
(1) addq %rcx, %r9	F	D	E1	E2	М	W				
(2) addq %r9, %rbx										
(3) addq %rax, %r9										
(4) movq %r9, (%rbx)										
(5) movq %rcx, %r9										

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9 addq %r9, %rbx	F	D	E1	E2	М	W				
addq %rax, %r9										
movq %r9, (%rbx)										

cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9	F	D	E1	E2	М	W			
addq %r9, %rbx		F	D	E1	E2	М	W		
addq %rax, %r9			F	D	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	M	W

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9	F	D	E1	E2	М	W				
addq %r9, %rbx		F	D	E1	E2	М	W			
addq %r9, %rbx		F	D	D	E1	E2	М	W		
addq %rax, %r9			F	D	E1	E2	M	W		
addq %rax, %r9			F	F	D	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	M	\mathbb{W}	
movq %r9, (%rbx)					F	D	E1	E2	M	W

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9	F	D	E1	E2	М	W				
addq %r9, %rbx		F	D	E1	E2	М	W			
addq %r9, %rbx		F	D	D	E1	E2	М	W		
addq %rax, %r9			F	D	E1	E2	M	W		
addq %rax, %r9			F	F	D	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	M	\mathbb{W}	
movq %r9, (%rbx)					F	D	E1	E2	M	W

movq %r9, (%rbx)

movq %rcx, %r9

split execute into two stages: F/D/E1/E2/M/W cycle # 0 1 2 3 4 5 6 7 8 addq %rcx, %r9 D F1 F2 M addg %r9, %rbx F D E1 E2 M W addq %r9, %rbx D D E1 E2 M F D E1 E2 M W addg %rax, %r9 addq %rax, %r9 F D E1 E2 M movq %r9, (%rbx) F D E1 E2 M W

F D E1 E2 M W

D F1 F2

35

control hazard

```
cmpq %r8, %r9
je 0xFFFF
addq %r10, %r11
```

	fetch	fetch-	→decode				ecute→v	$\operatorname{cute} o \operatorname{v}$ execute $ o$ writeback		
cycle	PC	rA	rB	R[rA]	R[rB]		result			
0	0×0									
1	0x2	8	9							
2	???			800	900					
2	???						less than			

control hazard

```
cmpq %r8, %r9
je 0xFFFF
addq %r10, %r11
```

	fetch	fetch-	→decode	de	code→execute ex	ecute→\	execu	te→writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
0	0×0								
1	0×2	9	9						
2	???			800	900				
2	???				 D[0]	less			
		UXF	FFF I	TR	8] = R[9];	UX'L2	oth	ierwise	

making guesses

```
subq %rcx, %rax
jne LABEL
xorq %r10, %r11
xorq %r12, %r13
...
```

LABEL: addq %r8, %r9 movg %r10, 0(%r11)

speculate: jne will goto LABEL

right: 2 cycles faster!

wrong: forget before execute finishes

jXX: speculating right

```
subq %r8, %r8 jne LABEL
```

LABEL: addq %r8, %r9 movq %r10, 0(%r11) movq \$1, %r11

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	movq [?]	addq [?]	jne (use ZF)	OPq	
5	movq	movq	addq	jne (done)	OPq

jXX: speculating right

```
subq %r8, %r8 jne LABEL
```

LABEL: addq %r8, %r9 movq %r10, 0(%r11) movq \$1, %r11

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]		suba (set ZF)		
4	movq [?]	addq [?]	j were waiting	g/nothing	
5	movq	movq	addq	jne (done)	OPq

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq	, , , , ,			
2	jne	'squash''	wrong guesse	:S	
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	j <mark>ne (done)</mark>	OPq

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

LABEL: addq %r8, %r9 rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq		_		
2	jne	subq			
3	addq [?]	fotch co			
4	rmmovq [?]	auuq [.]	orrect next in	Struction	
5	xorq	nothing	nothing	jne (done)	OPq

performance

hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
others	92%	1*	1*

performance

hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
others	92%	1*	1*

static branch prediction

forward (target > PC) not taken; backward taken intuition: loops: LOOP: ... ie LOOP LOOP: ... ine SKIP_LOOP imp LOOP SKIP LOOP:

predicting ret: extra copy of stack

predicting ret — ministack in processor registers

push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers


baz return address
bar return address
foo return address

(partial?) stack in CPU registers

stack in memory


4-entry return address stack


4-entry return address stack in CPU





next saved return address from call


on call: increment index, save return address in that slot on ret: read prediction from index, decrement index









































collisions?

two branches could have same hashed PC nothing in table tells us about this versus direct-mapped cache: had *tag bits* to tell

is it worth it?

adding tag bits makes table *much* smaller and/or slower but does anything go wrong when there's a collision?

collision results

```
possibility 1: both branches usually taken no actual conflict — prediction is better(!)
```

possibility 2: both branches usually not taken no actual conflict — prediction is better(!)

possibility 3: one branch taken, one not taken performance probably worse

1-bit predictor for loops

predicts first and last iteration wrong

example: branch to beginning — but same for branch from beginning to end

everything else correct

later: we'll find a way to do better

exercise

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

branch target buffer

can take several cycles to fetch+decode jumps, calls, returns

still want 1-cycle prediction of next thing to fetch

BTB: cache for branches

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	
0	•••
0	•••
•••	•••
0	

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

...

0x400031: ret

...

BTB: cache for branches

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••		•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

. ..

BTB: cache for branches

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	 	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

·· ··

beyond 1-bit predictor

devote more space to storing history

main goal: rare exceptions don't immediately change prediction

example: branch taken 99% of the time

1-bit predictor: wrong about 2% of the time


1% when branch not taken

1% of taken branches right after branch not taken


new predictor: wrong about 1% of the time

1% when branch not taken

2-bit saturating counter




2-bit saturating counter



branch always taken: value increases to 'strongest' taken value

2-bit saturating counter



branch almost always taken, then not taken once: still predicted as taken

÷		movq \$4, %rax
	0x400423	• • •
	0x400429	decq %rax
	0x40042A	jz 0x400423
	0x40042B	• • •

iter.	table	prediction	outcome	table
iter.	before	prediction		after
1	01	not taken	taken	10
2	10	taken	taken	11
3	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11
2	11	taken	taken	11
3	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11

generalizing saturating counters

2-bit counter: ignore one exception to taken/not taken

3-bit counter: ignore more exceptions

 $000 \leftrightarrow 001 \leftrightarrow 010 \leftrightarrow 011 \leftrightarrow 100 \leftrightarrow 101 \leftrightarrow 110 \leftrightarrow 111$

000-011: not taken

100-111: taken

exercise

```
use 2-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

backup slides

backup slides

exercise: forwarding paths (2)

cycle # 0 1 2 3 4 5 6 7 8 addq %r8, %r9 subg %r8, %r9 ret (goes to andg) andg %r10, %r9 in subg. %r8 is _____ addg. in subq, %r9 is _____ addq. in and $\frac{1}{3}$ %r9 is _____ subq. in andq, %r9 is _____ addq.

A: not forwarded from

B-D: forwarded to decode from $\{execute, memory, writeback\}$ stage of