# beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

#### hazard handling much more complex

•••

# beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8
      9
      10
      11

      mov 0(%rbx), %r8
      F
      D
      R
      I
      E
      M
      M
      M
      W
      C

      sub %r8, %r9
      F
      D
      R
      I
      E
      W
      C

      add %r10, %r11
      F
      D
      R
      I
      E
      W
      C

      xor %r12, %r13
      F
      D
      R
      I
      E
      W
      C
```

•••

#### interlude: real CPUs

modern CPUs:

execute multiple instructions at once

execute instructions out of order — whenever values available

#### out-of-order and hazards

out-of-order execution makes hazards harder to handle

#### problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

#### problems for branch prediction:

mispredicted instructions may complete execution before squashing

#### which instructions to dispatch?

how to quickly find instructions that are ready?

#### out-of-order and hazards

out-of-order execution makes hazards harder to handle

#### problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

#### problems for branch prediction:

mispredicted instructions may complete execution before squashing

#### which instructions to dispatch?

how to quickly find instructions that are ready?

# read-after-write examples (1)

```
cycle # 0 1 2 3 4 5 6 7 8


addq %r10, %r8
addq %r11, %r8
addq %r12, %r8

F D E M W

F D E M W
```

normal pipeline: two options for %r8? choose the one from *earliest stage* because it's from the most recent instruction

read-after-write examples (1)



### register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

# rewriting hazard examples (1)


```
addq %r10, %r8 | addq %r10, %r8_{v1} \rightarrow %r8_{v2} addq %r11, %r8 | addq %r11, %r8_{v2} \rightarrow %r8_{v3} addq %r12, %r8 | addq %r12, %r8_{v3} \rightarrow %r8_{v4}
```

read different version than the one written represent with three argument psuedo-instructions

forwarding a value? must match version exactly

for now: version numbers

later: something simpler to implement




```
cycle # 0 1 2 3 4 5 6 7 8
addq %r10, %r8
                                 DE
movq %r8, (%rax)
movq %r11, %r8
                       F D E M W
movg %r8, 8(%rax)
movq $100, %r8
                          FDEM
addq %r13, %r8
```

out-of-order execution:

if we don't do something, newest value could be overwritten!

```
cycle # 0 1 2 3 4 5 6 7 8
addg %r10, %r8
movg %r8, (%rax)
movq %r11, %r8
                        F D E M W
movq %r8, 8(%rax)
movq $100, %r8
                           F D E
addq %r13, %r8
```

two instructions that haven't been started could need *different versions* of %r8!



### keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register


called register renaming


#### register renaming

rename architectural registers to physical registers


different physical register for each version of architectural track which physical registers are ready

compare physical register numbers to do forwarding







branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches



register renaming done here stage needs to keep mapping from architectural to physical names




instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)




read from much larger register file and handle forwarding register file: typically read 6+ registers at a time (extra data paths wires for forwarding not shown)

1




many execution units actually do math or memory load/store some may have multiple pipeline stages some may take variable time (data cache, integer divide...)


13



writeback results to physical registers register file: typically support writing 3+ registers at a time




new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again




commit stage also handles branch misprediction reorder buffer tracks enough information to undo mispredicted instrs.

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                      RIEW
addg %r02, %r05
                 F D R
                           TF
addg %r03, %r04
cmpg %r04, %r08
                             I E W
jne ...
                          R
                               IE
                                    W
addg %r01, %r05
                        D R
                            I E
                                  W
addg %r02, %r05
                        F D
                             RIE
                                    W
addq %r03, %r04
                            R
                                  IE
                          D
                                      W
cmpg %r04, %r08
                                    T E
                                         W
```



```
cycle #
                    0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                               E W
addq %r02, %r05
addg %r03, %r04
                                   issue instructions
cmpg %r04, %r08
                                   (to "execution units")
                                    when operands ready
jne ...
                              R
addg %r01, %r05
                                    E
                                       W
addg %r02, %r05
                              D
                                         W
addq %r03, %r04
                                 R
cmpg %r04, %r08
```

```
cycle # 0 1 2 3 4 5 6 7 8 9
addq %r01, %r05 FDRIEW
commit instructions in order waiting until next complete
addg %r01, %r05
                                  W
addg %r02, %r05
                                  F
                                    W
addq %r03, %r04
                                    Ε
cmpg %r04, %r08
```



#### register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register

### register renaming state

# original add %r10, %r8 ...


renamed

add %r10, %r8 -add %r12, %r8 --

#### $\mathsf{arch} \to \mathsf{phys} \ \mathsf{register} \ \mathsf{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

#### free reg list



### register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

renamed table for architectural (external) and physical (internal) name (for next instr. to process)

free reg list

%x	18
%x	20
%x	21
%x	23
%x	24
,0,1	

### register renaming state

#### original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

#### $\mathsf{arch} \to \mathsf{phys} \ \mathsf{register} \ \mathsf{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

#### renamed

list of available physical registers added to as instructions finish



# register renaming example (1)

original add %r10, %r8 add %r11, %r8 add %r12, %r8 renamed

#### $\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

free reg list

%x18
%x20
%x21
%x23
%x24
•••

# register renaming example (1)


```
original
add %r10, %r8
add %r11, %r8
add %r12, %r8
```

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18
```

#### $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	<del>%x13</del> %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

#### free reg list




```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

### $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

#### free reg list




```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

#### $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

#### free reg list



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

#### $\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

#### free reg list

%x18
%x20
%x21
%x23
%x24
•••

original renamed addq %r10, %r8 movq %r8, (%rax) suba %r8, %r11 mova 8(%r11), %r11 movq \$100, %r8 addg %r11, %r8

arch $ ightarrow$ phys register map		
%rax	%x04	
%rcx	%x09	
•••	•••	
%r8	%x13	
%r9	%x17	
%r10	%x19	
%r11	%x07	
%r12	%x05	

free regs

%x18 %x20 %x23 %x24

19

```
original renamed
addq %r10, %r8 addq %x19, %x13 → %x18
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$ 

	1 3 0 1	
%rax	%x04	
%rcx	%x09	
•••	•••	
%r8 %r9	<del>%x13</del> %x18	
	%x17	
%r10	%x19	

%r11

%r12

%x07

%x05

%x20 %x21 %x23 %x24

free regs

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory subq %r8, %r11 movq $(%r11), %r11 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys}$  register map

	%x04
%rcx	%x09
•••	•••
	<del>%x13</del> %x18
	%x17
%r10	%x19

%r11

%r12

%x07

%x05

free regs

%x20 %x21 %x23 %x24

19

%r10

%r11

%r12

%x19

%x07

%x05

```
renamed
        original
addq %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
                         movg %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
movg 8(%r11), %r11
mova $100, %r8
addq %r11, %r8
                                           could be that \%rax = 8+\%r11
     arch \rightarrow phys register map
%rax
       %x04
%rcx
       %x09
       %x13%x18
%r8
%r9
       %x17
```

could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse %x21 %x23

19

%x24

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

%rax

%rcx

%r8

%r9

%r10

%r11

%r12

renamed addq %x19, %x13 ightarrow %x18 movq %x18, (%x04) ightarrow (memory) subq %x18, %x07 ightarrow %x20

 $\operatorname{arch} o \operatorname{phys}$  register map

%x04 %x09 ... %x13%x18 %x17

%x19 %x07%x20 %x05 %x18 %x20 %x21 %x23

free

regs

%x23 %x24

19

```
original
                                         renamed
addq %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
                         movq %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
                         subg %x18, %x07 \rightarrow %x20
mova 8(%r11), %r11
                         mova 8(\%x20), (memory) \rightarrow \%x21
movq $100, %r8
addq %r11, %r8
```

arch - nhys register man

%r12

%x05

•	arch -/ phys register map
%rax	%x04
%rcx	%x09
•••	•••
%r8	<del>%x13</del> %x18
%r9	%x17
%r10	%x19
%r11	%x <del>07%x20</del> %x21

free regs %x18

19

```
original
                                           renamed
addg %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          movq %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
                          subg %x18, %x07 \rightarrow %x20
subq %r8, %r11
                          movg 8(%x20), (memory) \rightarrow %x21
mova 8(%r11), %r11
                          movg $100 \rightarrow \%x23
mova $100, %r8
addg %r11, %r8
     arch \rightarrow phys register map
                                              free
```

%r12

%x05

free regs %x18 %x20 %x21 %x23 %x24

```
original
                                           renamed
addq %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          movq %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
                          subg %x18, %x07 \rightarrow %x20
                          movg 8(%x20), (memory) \rightarrow %x21
movq 8(%r11), %r11
mova $100, %r8
                          movg $100 \rightarrow %x23
                          addg %x21, %x23 \rightarrow %x24
addg %r11, %r8
      arch \rightarrow phys register map
                                              free
%rax
        %x04
                                              regs
%rcx
        %x09
                                             %x18
```

### register renaming exercise


original addq %r8, %r9 movq \$100, %r10 subq %r10, %r8 xorq %r8, %r9 andq %rax, %r9 arch  $\rightarrow$  phys

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
•••	•••

free regs

renamed

%x18 %x20 %x21 %x23 %x24 ...



#### instruction queue

instruction		
addq %x01, %x05 → %x06		
addq %x02, %x06 $ ightarrow$ %x07		
addq %x03, %x07 → %x08		
cmpq $%x04$ , $%x08 \rightarrow %x09$ .cc		
jne %x09.cc,		
addq %x01, %x08 → %x10		
addq %x02, %x10 $ ightarrow$ %x11		
addq %x03, %x11 $\rightarrow$ %x12		
cmpq $%x04$ , $%x12 \rightarrow %x13$ .cc		

ALU 1

execution unit

#### scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

••

#### instruction queue

instruction	
addq %x01, %x05 $ ightarrow$ %x06	
addq %x02, %x06 $\rightarrow$ %x07	
addq %x03, %x07 $ ightarrow$ %x08	
cmpq %x04, %x08 → %x09.cc	
jne %x09.cc,	
addq %x01, %x08 $ ightarrow$ %x10	
addq %x02, %x10 $ ightarrow$ %x11	
addq %x03, %x11 $ ightarrow$ %x12	
cmpq %x04, %x12 → %x13.cc	
j	

#### scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1

ALU 1

ALU 2

.

#### instruction queue

#	instruction
1	addq %x01, %x05 $\rightarrow$ %x06
2	addq %x02, %x06 $\rightarrow$ %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
	jne %x09.cc,
6	addq %x01, %x08 $\rightarrow$ %x10
7	addq %x02, %x10 $\rightarrow$ %x11
8	addq %x03, %x11 $\rightarrow$ %x12
9	cmpq $%x04$ , $%x12 \rightarrow %x13$ .cc

#### scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 1 ALU 2

•••

#### instruction queue

#	instruction
1	addq %x01, %x05 $\rightarrow$ %x06
2	addq $%x02$ , $%x06 \rightarrow %x07$
3	addq %x03, %x07 → %x08
4	cmpq $%x04$ , $%x08 \rightarrow %x09$ .cc
	jne %x09.cc,
6	addq %x01, %x08 $\rightarrow$ %x10
7	addq $%x02$ , $%x10 \rightarrow %x11$
8	addq %x03, %x11 $\rightarrow$ %x12
9	cmpq $%x04$ , $%x12 \rightarrow %x13$ .cc

### scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1
ALU 1 1
ALU 2

...

#### instruction queue

#	instruction
$\bowtie$	addq %x01, %x05 → %x06
2	addq %x02, %x06 $\rightarrow$ %x07
3	addq %x03, %x07 $\rightarrow$ %x08
4	cmpq %x04, %x08 $\rightarrow$ %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 $\rightarrow$ %x10
7	addq %x02, %x10 $\rightarrow$ %x11
8	addq %x03, %x11 $\rightarrow$ %x12
9	cmpq $%x04$ , $%x12 \rightarrow %x13$ .cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2
ALU 1	1	2
ALU 2		

#### instruction queue

atatus
status
ready
<del>pending</del> ready
pending ready
pending ready
pending

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2		_	_

#### instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 $\rightarrow$ %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 $\rightarrow$ %x11
8	addq %x03, %x11 $\rightarrow$ %x12
9	cmpq $%x04$ , $%x12 \rightarrow %x13$ .cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	<del>pending</del> ready
%x08	<del>pending</del> ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3
ALU 1	1	2	3
ALU 2	_	_	_

#### instruction queue

instruction
addq %x01, %x05 → %x06
addq %x02, %x06 → %x07
addq %x03, %x07 → %x08
cmpq $%x04$ , $%x08 \rightarrow %x09$ .cc
jne %x09.cc,
addq %x01, %x08 $ ightarrow$ %x10
addq %x02, %x10 $ ightarrow$ %x11
addq %x03, %x11 $\rightarrow$ %x12
cmpq %x04, %x12 $\rightarrow$ %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	<del>pending</del> ready
%x08	<del>pending</del> ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4
ALU 1	1	2	3	4
ALU 2		—	_	6

#### instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 $\rightarrow$ %x12
9	cmpq $%x04$ , $%x12 \rightarrow %x13$ .cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	<del>pending</del> ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	<del>pending</del> ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle $\#~1$	2	3	4
ALU 1	1	2	3	4
ALU 2		—	_	6

#### instruction queue

	instruction
	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
8	addq %x03, %x11 $\rightarrow$ %x12
9	cmpq $%x04$ , $%x12 \rightarrow %x13$ .cc

roa	
reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	<del>pending</del> ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	<del>pending</del> ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5
ALU 1	1	2	3	4	5
ALU 2	_	_	_	6	7

#### instruction queue

#	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
<b>~</b>	addq %x02, %x10 → %x11
<b>≫</b> <	addq $%x03$ , $%x11 \rightarrow %x12$
9	cmpq %x04, %x12 $\rightarrow$ %x13.cc

<b>40</b> ~	
reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	<del>pending</del> ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	<del>pending</del> ready
%x11	pending ready
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5	$\epsilon$
ALU 1	1	2	3	4	5	8
ALU 2		—		6	7	_

#### instruction queue

	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
<b>≫</b> <	addq %x03, %x11 → %x12
~ /	cmpq $%x04$ , $%x12 \rightarrow %x13.cc$
9×	CIII) 4 70 A 12 - 7 70 A 13 • CC

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	<del>pending</del> ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	<del>pending</del> ready
%x11	<del>pending</del> ready
%x12	pending ready
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2		_	—	6	7	_		

#### instruction queue

	instruction
	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4><	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq %x02, %x10 → %x11
8≪	addq %x03, %x11 → %x12
9≪	$cmpq %x04, %x12 \rightarrow %x13.cc$


reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	<del>pending</del> ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	<del>pending</del> ready
%x11	<del>pending</del> ready
%x12	<del>pending</del> ready
%x13	pending ready
•••	


execution unit	cycle# 1	2	3	4	5	6	7	
ALU 1	1	2	3	4	5	8	9	
ALU 2		_	—	6	7			

#### instruction queue

#	instruction
1	mrmovq (%x04) $\rightarrow$ %x06
2	mrmovq (%x05) $\rightarrow$ %x07
3	addq %x01, %x02 $\rightarrow$ %x08
4	addq %x01, %x06 → %x09
5	addq %x01, %x07 $\rightarrow$ %x10

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
•••	





## execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



## execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute  $A \times (B \times (C \times D))$ ?

### execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)

exercise: how long to compute  $A \times (B \times (C \times D))$ ?


 $3 \times 3$  cycles + any time to forward values no parallelism!

## execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



#### instruction queue

	mstruction queue
#	instruction
1	add %x01, %x02 $\rightarrow$ %x03
2	imul %x04, %x05 → %x06
	imul %x03, %x07 $ ightarrow$ %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 $\rightarrow$ %x11
7	imul %x04, %x06 $ ightarrow$ %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 $\rightarrow$ %x14.cc
10	jle %x14.cc,

. ...

#### execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%×10	pending
%×11	pending
%x12	pending
%x13	pending
%x14	pending
•••	***

#### instruction queue

	mstruction queue
#	instruction
1	add %x01, %x02 $\rightarrow$ %x03
2	imul %x04, %x05 → %x06
	imul %x03, %x07 $ ightarrow$ %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 $\rightarrow$ %x11
7	imul %x04, %x06 $ ightarrow$ %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 $\rightarrow$ %x14.cc
10	jle %x14.cc,

. ...

#### execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%×10	pending
%×11	pending
%x12	pending
%x13	pending
%x14	pending
•••	***

	. •	
ınstr	uction	queue
111361	uction	queuc

	mstruction queue
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp $%x03$ , $%x08 \rightarrow %x09$ .cc
5	jle %x09.cc,
6	add %x01, %x03 $\rightarrow$ %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 $\rightarrow$ %x14.cc
10	jle %x14.cc,

execution unit cycle# 1
ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) ALU 3 (mul) start 2
ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending

instruction of	aueue

	mstruction queue
#	instruction
$\bowtie$	add %x01, %x02 → %x03
2<	imul %x04, %x05 → %x06
3	imul %x03, %x07 $ ightarrow$ %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 $\rightarrow$ %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit cycle# 1 2

ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) -

ALU 3 (mul) start 2 3 ALU 3 (mul) end 2

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	***

instri	uction	queue
	400.0	queue

	instruction queue
#	instruction
$\sim$	add %x01, %x02 → %x03
2×<	<u>imul %x04, %x05 → %x06</u>
3≪	imul %x03, %x07 → %x08
4	<b>cmp</b> %x03, %x08 → %x09.cc
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7	imul %x04, %x06 $ ightarrow$ %x12
8	imul %x03, %x08 → %x13
9	cmp $%x11$ , $%x13 \rightarrow %x14$ .cc
10	jle %x14.cc,

 execution unit
 cycle# 1
 2
 3

 ALU 1 (add, cmp, jxx)
 1
 6

 ALU 2 (add, cmp, jxx)

 ALU 3 (mul) start
 2
 3
 7

 ALU 3 (mul) end
 2
 3

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
•••	

	instruction queue
#	instruction
$\bowtie$	add %x01, %x02 → %x03
2><	1mul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4><	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5	jle %x09.cc,
<b>6</b> ≪	add %x01, %x03 → %x11
7<	1mul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 $\rightarrow$ %x14.cc
10	ile %x14.cc

70 X O I	ready
%x02	ready
%x03	<del>pending</del> ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	<del>pending</del> ready
%x12	pending (still)
%x13	pending
%x14	pending
•••	***

status

reg

ALU 1 (add, cmp, jxx) 1 6 - 4
ALU 2 (add, cmp, jxx) - - - ALU 3 (mul) start 2 3 7
ALU 3 (mul) end 2 3 7

execution unit cycle# 1

27

instruction queue		
#	instruction	
1×	add %x01, %x02 → %x03	
2><	1mul %x04, %x05 → %x06	
3≪	imul %x03, %x07 → %x08	
4<	$cmp \%x03, \%x08 \rightarrow \%x09.cc$	
5><	jle %x09.cc,	
6≪	add %x01, %x03 → %x11	
7><	imul %x04, %x06 → %x12	
8	imul %x03, %x08 → %x13	
9	cmp %x11, %x13 $\rightarrow$ %x14.cc	
10	ile %x14.cc	

_	Statas
%x01	ready
%x02	ready
%x03	<del>pending</del> ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	pending
%x11	<del>pending</del> ready
%x12	pending ready
%x13	pending (still)
%x14	pending
•••	

status

reg

execution unit cycle# 1 ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALÙ 3 (mul) start

ALU 3 (mul) end

	instruction queue		
#	instruction		
$\sim$	add %x01, %x02 → %x03		
2><	<u>imul %x04, %x05 → %x06</u>		
3≪	imul %x03, %x07 → %x08		
4	$cmp \%x03, \%x08 \rightarrow \%x09.cc$		
5><	jle %x09.cc,		
6×<	add %x01, %x03 → %x11		
7><	imul %x04, %x96 → %x12		
8<	imul %x03, %x08 → %x13		
9	cmp $%x11$ , $%x13 \rightarrow %x14$ .cc		
10	jle %x14.cc,		

%x01	ready
%x02	ready
%x03	<del>pending</del> ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	pending
%x11	<del>pending</del> ready
%x12	<del>pending</del> ready
%x13	pending ready
%x14	pending
•••	

status

reg

execution unit cycle# 1 2 3 4 5 ALU 1 (add, cmp, jxx) 1 6  $\overline{\phantom{a}}$  4 5 ALU 2 (add, cmp, jxx)  $\overline{\phantom{a}}$   $\overline{\phantom{a}}$   $\overline{\phantom{a}}$  5

ALU 3 (mul) start 2 3 7 8 - ALU 3 (mul) end 2 3 7 8

27

	instruction queue		
#	instruction		
<b>&gt;</b> <	add %x01, %x02 → %x03		
2×<	1mul %x04, %x05 → %x06		
3≪	imul %x03, %x07 → %x08		
4	$cmp \%x03, \%x08 \rightarrow \%x09.cc$		
5><	jle %x09.cc,		
<b>6</b> ≪	add %x01, %x03 → %x11		
7><	1mul %x04, %x06 → %x12		
8<	imul %x03, %x08 → %x13		
9≪	<u>cmp %x11, %x13 → %x14.cc</u>		
10	jle %x14.cc,		

0	Status
%x01	ready
%x02	ready
%x03	<del>pending</del> ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	pending
%x11	<del>pending</del> ready
%x12	<del>pending</del> ready
%x13	<del>pending</del> ready
%x14	pending ready
<b>)</b> .	
9	

status

reg

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx)

> ALU 3 (mul) start ALU 3 (mul) end

execution unit cycle# 1 2

	instruc	tion queue	<b>:</b>	
#	instruction			
1><	add %x01, %x02 →	%x03		
2><	imul %x04, %x05	→ %×06		
3≪	imul %x03, %x97-	→ %×08		
4><	cmp $%x03$ , $%x08 \rightarrow$	%x09.cc		
5×	jle %x09.cc,			
6≪	add $%x01$ , $%x03 \rightarrow$	%×11		
7><	imul %x04, %x06 -	→ %x12		
8<	imul %x03, %x08-	→ %×13		
9✓	cmp %x11, %x13 →	%x14.cc		
128<	jle %x14.cc,			
	execution unit	cycle# 1	2	3

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

0	Status
%x01	ready
%x02	ready
%x03	<del>pending</del> ready
%x04	ready
%x05	ready
%x06	<del>pending</del> ready
%x07	ready
%x08	<del>pending</del> ready
%x09	<del>pending</del> ready
%x10	pending
%x11	<del>pending</del> ready
%x12	<del>pending</del> ready
%x13	<del>pending</del> ready
%x14	<del>pending</del> ready
9.	<i>7</i>
9 1	0
_	•
_	<del>-</del>

status

reg


### register renaming: missing pieces


what about "hidden" inputs like %rsp, condition codes?

one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones





### **000** limitations

can't always find instructions to run plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined  $\ensuremath{\mathsf{CPU}}\xspace)$ 

### **000** limitations

### can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

#### need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

### some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

### some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec