#### last time

translation lookaside buffers

special additional cache for last-level page table entries looked by virtual page number can practically be very small and therefore very fast

pthread API — pthread\_create, pthread\_join
 pthread\_join — collect thread function return value + wait for thread
 to finish
 like waitpid: can call when thread already finished

### quiz Q1-2

```
write 4 bytes, set index 4, tag 0x1234 — miss (W 0, R 12) write-allocate: read rest of block (12 bytes) write-back: store written data in cache only + mark dirty
```

read 4 bytes, set index 3, tag 0x1234 — miss (W 0, R 16) read 16 bytes (block)

write 4 bytes, set index 3, tag 0x1234 — hit (W 0, R 0) write-back: modify locally, mark dirty

write 4 bytes, set index 4, tag 0x1234 — miss (W 16, R 12) write-allocate: evict other block which is dirty  $\rightarrow$  write 16 bytes write-allocate: read rest of block (12 bytes) write-back: store written data in cache + mark dirty)

writes to next: 0+0+0+16=16; reads: 12+16+0+12=40

```
0x1000000-0x100000f: cache set 0, array elems 0-3
0x1000010-0x100001f: cache set 1, array elems 4-7
...
0x1000190-0x100019f: cache set 25, array elems 100-103
0x1000ff0-0x1000fff: cache set 255, array elems 1020-1023
0x1001000-0x100100f: cache set 0, array elems 1024-1027
0x1001010-0x100101f: cache set 1, array elems 1028-1031
0x1001190-0x100119f: cache set 25, array elems 1124-1127
```

16 entries and 2 ways  $\to$  8 entries/way  $\to$  8 sets virtual address 0xABCDEF: VPN 0xABC, page offset 0xDEF

0xABC = (TLB tag) 1010 1011 1 (TLB index) 100 (4)

two address  $0 \times 1000$  bytes apart same cache set? not possible if physical addresses (different index bits)

problem: index bits depend on page table mapping if consecutive VPNs map to similar physical page numbers ...have same index bits

```
*p = *p + x

modifies *p (what p points to)

p points to variable z

z is local variable for main()

value is on stack
```

pthread\_create returns when new thread is setup thread may not run until processor core available thread might run really fast so all but D are possible

re D: thread's retun value needs to be kept around + related bookkeeping

# thread joining

pthread\_join allows collecting thread return value if you don't join joinable thread, then memory leak!

# thread joining

pthread\_join allows collecting thread return value if you don't join joinable thread, then memory leak!

avoiding memory leak?

always join...or

"detach" thread to make it not joinable

# pthread\_detach

```
void *show_progress(void * ...) { ... }
void spawn show progress_thread() {
    pthread t show progress thread;
    pthread create(&show progress thread, NULL,
                     show_progress, NULL);
    /* instead of keeping pthread_t around to join thread later: */
    pthread_detach(show_progress_thread);
int main() {
    spawn show progress thread();
    do_othe detach = don't care about return value, etc. system will deallocate when thread terminates
```

## starting threads detached

### setting stack sizes

# a threading race #include <pthread.h>

return NULL;

#include <stdio.h>

```
int main() {
    printf("About to start thread\n");
    pthread_t the_thread;
    /* assume does not fail */
    pthread_create(&the_thread, NULL, print_message, NULL);
    printf("Done starting thread\n");
    return 0;
My machine: outputs In the thread about 4% of the time.
```

void \*print message(void \*ignored argument) {

printf("In the thread\n");

#### a race

```
returning from main exits the entire process (all its threads)
     same as calling exit; not like other threads
race: main's return 0 or print_message's printf first?
                                                               time
  main: printf/pthread create/printf/return
                               print message: printf/return
                                return from main
                                 ends all threads
                                  in the process
```

## the correctness problem

two threads?

introduces non-determinism

which one runs first?

allows for "race condition" bugs

...to be avoided with synchronization constructs

### example application: ATM server

commands: withdraw, deposit

one correctness goal: don't lose money

```
ATM server
(pseudocode)
ServerLoop() {
    while (true) {
        ReceiveRequest(&operation, &accountNumber, &amount);
        if (operation == DEPOSIT) {
             Deposit(accountNumber, amount);
         } else ...
Deposit(accountNumber, amount) {
    account = GetAccount(accountNumber);
    account->balance += amount;
    SaveAccountUpdates(account);
```

#### a threaded server?

```
Deposit(accountNumber, amount) {
    account = GetAccount(accountId);
    account->balance += amount;
    SaveAccountUpdates(account):
maybe GetAccount/SaveAccountUpdates can be slow?
    read/write disk sometimes? contact another server sometimes?
maybe lots of requests to process?
    maybe real logic has more checks than Deposit()
all reasons to handle multiple requests at once
```

ightarrow many threads all running the server loop

# multiple threads

```
main() {
    for (int i = 0; i < NumberOfThreads; ++i) {</pre>
        pthread create(&server loop threads[i], NULL,
                        ServerLoop, NULL);
ServerLoop() {
    while (true) {
        ReceiveRequest(&operation, &accountNumber, &amount);
        if (operation == DEPOSIT) {
            Deposit(accountNumber, amount);
        } else ...
```

#### the lost write

```
account->balance += amount; (in two threads, same account)
          Thread A
                                       Thread B
mov account->balance, %rax
add amount, %rax
                         context switch
                                mov account->balance, %rax
                                add amount, %rax
                         context switch
mov %rax, account->balance
                         context switch
                                mov %rax, account->balance
```

#### the lost write

```
account->balance += amount; (in two threads, same account)
          Thread A
                                       Thread B
mov account->balance, %rax
add amount, %rax
                         context switch
                                 mov account->balance, %rax
                                 add amount, %rax
                         context switch
mov %rax, account->balance
                         context switch
                                 mov %rax, account->balance
     lost write to balance
                                      "winner" of the race
```

#### the lost write

```
account->balance += amount; (in two threads, same account)
          Thread A
                                        Thread B
mov account->balance, %rax
add amount, %rax
                         context switch
                                 mov account->balance, %rax
                                 add amount, %rax
                         context switch
mov %rax, account->balance
                          context switch
                                 mov %rax, account->balance
     lost write to balance
                                      "winner" of the race
    lost track of thread A's money
```

# thinking about race conditions (1)

what are the possible values of x? (initially x = y = 0)

Thread A	Thread B
$x \leftarrow 1$	$y \leftarrow 2$

# thinking about race conditions (1)

what are the possible values of x? (initially x = y = 0)

# Thread A Thread B $x \leftarrow 1$ $y \leftarrow 2$

must be 1. Thread B can't do anything

# thinking about race conditions (2)

possible values of x? (initially x = y = 0)

### 

# thinking about race conditions (2)

possible values of x? (initially x = y = 0)

#### Thread A Thread B

$$\begin{array}{c|cccc} x \leftarrow y + 1 & y \leftarrow 2 \\ & y \leftarrow y \times 2 \end{array}$$

if A goes first, then B: 1

if B goes first, then A: 5

if B line one, then A, then B line two: 3

# thinking about race conditions (3)

what are the possible values of x?

(initially 
$$x = y = 0$$
)

Thread A Thread B
$$x \leftarrow 1 \qquad x \leftarrow 2$$

# thinking about race conditions (3)

what are the possible values of x?

(initially 
$$x = y = 0$$
)

Thread A Thread B
$$x \leftarrow 1 \qquad x \leftarrow 2$$

1 or 2

# thinking about race conditions (3)

what are the possible values of x?

(initially 
$$x = y = 0$$
)

Thread A Thread B
$$x \leftarrow 1 \qquad x \leftarrow 2$$

1 or 2

...but why not 3?

B: x bit  $0 \leftarrow 0$ 

A: x bit  $0 \leftarrow 1$ 

A:  $x \text{ bit } 1 \leftarrow 0$ 

B: x bit  $1 \leftarrow 1$ 

# thinking about race conditions (2)

possible values of x? (initially x = y = 0)

Thread A Thread B
$$x \leftarrow y + 1 \quad y \leftarrow 2$$

$$y \leftarrow y \times 2$$

if A goes first, then B: 1
if B goes first, then A: 5

if B line one, then A, then B line two: 3

...and why not 7:

B (start):  $y \leftarrow 2 = 0010_{\text{TWO}}$ ; then y bit 3  $\leftarrow$  0; y bit 2  $\leftarrow$  1; then A: x  $\leftarrow 110_{\text{TWO}} + 1 = 7$ ; then

B (finish): y bit  $1 \leftarrow 0$ ; y bit  $0 \leftarrow 0$ 

### atomic operation

atomic operation = operation that runs to completion or not at all we will use these to let threads work together

most machines: loading/storing (aligned) words is atomic so can't get 3 from  $x \leftarrow 1$  and  $x \leftarrow 2$  running in parallel aligned  $\approx$  address of word is multiple of word size (typically done by compilers)


but some instructions are not atomic; examples:

x86: integer add constant to memory location many CPUs: loading/storing values that cross cache blocks
e.g. if cache blocks 0x40 bytes, load/store 4 byte from addr. 0x3E is not atomic

# lost adds (program)

```
.global update loop
update loop:
   addl $1, the_value // the_value (global variable) += 1
   dec %rdi // argument 1 -= 1
   jg update_loop // if argument 1 >= 0 repeat
   ret
int the_value;
extern void *update loop(void *);
int main(void) {
   the value = 0;
   pthread t A, B;
   pthread_create(&A, NULL, update_loop, (void*) 1000000);
   pthread create(&B, NULL, update loop, (void*) 1000000);
   pthread join(A, NULL); pthread join(B, NULL);
   // expected result: 1000000 + 1000000 = 2000000
   printf("the value = %d\n", the value):
```

# lost adds (results)



#### but how?

probably not possible on single core exceptions can't occur in the middle of add instruction

...but 'add to memory' implemented with multiple steps still needs to load, add, store internally can be interleaved with what other cores do

#### but how?

```
probably not possible on single core exceptions can't occur in the middle of add instruction
```

...but 'add to memory' implemented with multiple steps still needs to load, add, store internally can be interleaved with what other cores do

(and actually it's more complicated than that — we'll talk later)

### so, what is actually atomic

```
for now we'll assume: load/stores of 'words' (64-bit machine = 64-bits words)
```

in general: processor designer will tell you

their job to design caches, etc. to work as documented

## compilers move loads/stores (1)

```
void WaitForReady() {
    do {} while (!ready);
}

WaitForOther:
    movl ready, %eax // eax <- other_ready
.L2:
    testl %eax, %eax
    je .L2 // while (eax == 0) repeat
    ...</pre>
```

## compilers move loads/stores (1)

# compilers move loads/stores (2)

```
void WaitForOther() {
    is waiting = 1;
    do {} while (!other_ready);
    is waiting = 0;
WaitForOther:
 // compiler optimization: don't set is waiting to 1,
 // (why? it will be set to 0 anyway)
  movl other ready, %eax // eax <- other ready
.L2:
  testl %eax, %eax
  ie .L2
                             // while (eax == 0) repeat
  movl $0, is_waiting // is_waiting <- 0</pre>
```

# compilers move loads/stores (2)

```
void WaitForOther() {
    is waiting = 1;
    do {} while (!other_ready);
    is waiting = 0;
WaitForOther:
 // compiler optimization: don't set is waiting to 1,
 // (why? it will be set to 0 anyway)
  movl other ready, %eax // eax <- other ready
.L2:
  testl %eax, %eax
  ie .L2
                             // while (eax == 0) repeat
 movl $0, is_waiting // is_waiting <- 0</pre>
```

# compilers move loads/stores (2)

```
void WaitForOther() {
    is waiting = 1;
    do {} while (!other_ready);
    is waiting = 0;
WaitForOther:
 // compiler optimization: don't set is waiting to 1,
 // (why? it will be set to 0 anyway)
 movl other ready, %eax // eax <- other ready
.L2:
  testl %eax, %eax
  ie .L2
                             // while (eax == 0) repeat
  movl $0, is_waiting // is_waiting <- 0</pre>
```

## fixing compiler reordering?

isn't there a way to tell compiler not to do these optimizations?

yes, but that is still not enough!

**processors** sometimes do this kind of reordering too (between cores)

## pthreads and reordering

many pthreads functions prevent reordering everything before function call actually happens before

includes preventing some optimizations
e.g. keeping global variable in register for too long

pthread\_create, pthread\_join, other tools we'll talk about ... basically: if pthreads is waiting for/starting something, no weird ordering

implementation part 1: prevent compiler reordering

implementation part 2: use special instructions example: x86 mfence instruction

#### some definitions

**mutual exclusion**: ensuring only one thread does a particular thing at a time

like checking for and, if needed, buying milk

34

#### some definitions

**mutual exclusion**: ensuring only one thread does a particular thing at a time

like checking for and, if needed, buying milk

**critical section**: code that exactly one thread can execute at a time

result of critical section

#### some definitions

**mutual exclusion**: ensuring only one thread does a particular thing at a time

like checking for and, if needed, buying milk

**critical section**: code that exactly one thread can execute at a time

result of critical section

lock: object only one thread can hold at a time
interface for creating critical sections

### lock analogy

agreement: only change account balances while wearing this hat normally hat kept on table put on hat when editing balance

hopefully, only one person (= thread) can wear hat a time need to wait for them to remove hat to put it on

### lock analogy

agreement: only change account balances while wearing this hat normally hat kept on table put on hat when editing balance

hopefully, only one person (= thread) can wear hat a time need to wait for them to remove hat to put it on

"lock (or acquire) the lock" = get and put on hat

"unlock (or release) the lock" = put hat back on table

## the lock primitive

```
locks: an object with (at least) two operations:

acquire or lock — wait until lock is free, then "grab" it

release or unlock — let others use lock, wakeup waiters
```

typical usage: everyone acquires lock before using shared resource forget to acquire lock? weird things happen

```
Lock(account_lock);
balance += ...;
Unlock(account_lock);
```

## the lock primitive

```
locks: an object with (at least) two operations:

acquire or lock — wait until lock is free, then "grab" it

release or unlock — let others use lock, wakeup waiters
```

typical usage: everyone acquires lock before using shared resource forget to acquire lock? weird things happen

```
Lock(account_lock);
balance += ...;
Unlock(account_lock);
```

### waiting for lock?

when waiting — ideally:

not using processor (at least if waiting a while)

OS can context switch to other programs

### pthread mutex

```
#include <pthread.h>
pthread mutex t account lock;
pthread mutex init(&account lock, NULL);
   // or: pthread_mutex_t account_lock =
                    PTHREAD MUTEX INITIALIZER;
pthread mutex lock(&account lock);
balance += ...:
pthread mutex unlock(&account lock);
```

```
exercise
```

```
pthread mutex t lock1 = PTHREAD MUTEX INITIALIZER;
pthread mutex t lock2 = PTHREAD MUTEX INITIALIZER;
string one = "init one", two = "init two";
void ThreadA() {
    pthread_mutex_lock(&lock1);
    one = "one in ThreadA"; // (A1)
    pthread mutex unlock(&lock1):
    pthread mutex lock(&lock2);
    two = "two in ThreadA"; // (A2)
    pthread mutex unlock(&lock2):
void ThreadB() {
    pthread mutex lock(&lock1);
    one = "one in ThreadB"; // (B1)
    pthread mutex lock(&lock2);
    two = "two in ThreadB"; // (B2)
    pthread mutex unlock(&lock2);
    pthread mutex unlock(&lock1):
```

```
exercise (alternate 1)
pthread_mutex_t lock1 = PTHREAD_MUTEX_INITIALIZER;
 pthread mutex t lock2 = PTHREAD MUTEX INITIALIZER;
 string one = "init one", two = "init two";
 void ThreadA() {
     pthread_mutex_lock(&lock2);
     two = "two in ThreadA"; // (A2)
     pthread mutex unlock(&lock2);
     pthread mutex lock(&lock1);
     one = "one in ThreadA"; // (A1)
     pthread mutex unlock(&lock1):
 void ThreadB() {
     pthread mutex lock(&lock1);
     one = "one in ThreadB"; // (B1)
     pthread mutex lock(&lock2);
     two = "two in ThreadB"; // (B2)
     pthread_mutex_unlock(&lock2):
     pthread mutex unlock(&lock1):
```

```
exercise (alternate 2)
pthread_mutex_t lock1 = PTHREAD_MUTEX_INITIALIZER;
 pthread mutex t lock2 = PTHREAD MUTEX INITIALIZER;
 string one = "init one", two = "init two";
 void ThreadA() {
     pthread_mutex_lock(&lock2);
     two = "two in ThreadA"; // (A2)
     pthread mutex unlock(&lock2);
     pthread mutex lock(&lock1);
     one = "one in ThreadA"; // (A1)
     pthread mutex unlock(&lock1):
void ThreadB() {
     pthread mutex lock(&lock1);
     one = "one in ThreadB"; // (B1)
     pthread mutex unlock(&lock1);
     pthread mutex lock(&lock2);
     two = "two in ThreadB"; // (B2)
     pthread mutex unlock(&lock2):
```

#### **POSIX** mutex restrictions

pthread\_mutex rule: unlock from same thread you lock in

does this actually matter?

depends on how pthread\_mutex is implemented

### preview: general sync

lots of coordinating threads beyond locks/barriers

will talk about two general tools later:

monitors/condition variables semaphores

big added feature: wait for arbitrary thing to happen

#### a bad idea

one bad idea to wait for an event: pthread mutex t lock = PTHREAD MUTEX INITIALIZER; bool ready = false; void WaitForReady() { pthread\_mutex\_lock(&lock); do { pthread\_mutex\_unlock(&lock): /\* only time MarkReady() can run \*/ pthread mutex lock(&lock); } while (!readv); pthread mutex unlock(&lock); void MarkReady() { pthread\_mutex\_lock(&lock); ready = true; pthread mutex unlock(&lock):

wastes processor time; MarkReady can stall waiting for unlock

## beyond locks

```
in practice: want more than locks for synchronization
for waiting for arbtirary events (without CPU-hogging-loop):
     monitors
    semaphores
for common synchornization patterns:
     barriers
     reader-writer locks
higher-level interface:
    transactions
```

#### **barriers**

compute minimum of 100M element array with 2 processors algorithm:

compute minimum of 50M of the elements on each CPU one thread for each CPU

wait for all computations to finish

take minimum of all the minimums

#### **barriers**

compute minimum of 100M element array with 2 processors algorithm:

compute minimum of 50M of the elements on each CPU one thread for each CPU

wait for all computations to finish

take minimum of all the minimums

#### barriers API

barrier.Initialize(NumberOfThreads)

barrier.Wait() — return after all threads have waited

idea: multiple threads perform computations in parallel

threads wait for all other threads to call Wait()

## barrier: waiting for finish

```
barrier.Initialize(2);
       Thread 0
                                 Thread 1
 partial_mins[0] =
     /* min of first
        50M elems */:
                            partial mins[1] =
                                /* min of last
                                   50M elems */
 barrier.Wait();
                            barrier.Wait();
 total min = min(
     partial_mins[0],
     partial mins[1]
```

### barriers: reuse

```
Thread 0
                                                 Thread 1
                                     results[0][1] = getInitial(1);
results[0][0] = getInitial(0);
barrier.Wait();
                                     barrier.Wait();
results[1][0] =
                                     results[1][1] =
    computeFrom(
                                          computeFrom(
        results[0][0],
                                              results[0][0],
        results[0][1]
                                              results[0][1]
barrier.Wait();
                                     barrier.Wait();
results[2][0] =
                                     results[2][1] =
    computeFrom(
                                          computeFrom(
                                              results[1][0],
        results[1][0],
        results[1][1]
                                              results[1][1]
    );
```

### barriers: reuse

```
Thread 0
results[0][0] = getInitial(0);
barrier.Wait();
results[1][0] =
    computeFrom(
        results[0][0],
        results[0][1]
barrier.Wait();
results[2][0] =
    computeFrom(
        results[1][0],
        results[1][1]
    );
```

# Thread 1

```
results[0][1] = getInitial(1);
barrier.Wait();
results[1][1] =
    computeFrom(
        results[0][0],
        results[0][1]
barrier.Wait();
results[2][1] =
    computeFrom(
        results[1][0],
        results[1][1]
```

### barriers: reuse

```
Thread 0
results[0][0] = getInitial(0);
barrier.Wait();
results[1][0] =
    computeFrom(
        results[0][0],
        results[0][1]
barrier.Wait();
results[2][0] =
    computeFrom(
        results[1][0],
        results[1][1]
    );
```

### Thread 1 results[0][1] = getInitial(1); barrier.Wait(); results[1][1] = computeFrom( results[0][0], results[0][1] barrier.Wait(); results[2][1] = computeFrom( results[1][0], results[1][1]

### pthread barriers

```
pthread_barrier_t barrier;
pthread_barrier_init(
    &barrier,
    NULL /* attributes */,
    numberOfThreads
);
...
pthread_barrier_wait(&barrier);
```

# backup slides

# backup slides

### using atomic exchange?

example: OS wants something done by whichever core tries first does not want it started twice!

```
if two cores try at once, only one should do it
int global flag = 0;
void DoThingIfFirstToTrv() {
    int mv value = 1:
    AtomicExchange(&my_value, &global_flag);
    if (mv value == 0) {
        /* flag was zero before, so I was first!*/
        DoThing();
    } else {
        /* flag was already 1 when we exchanged */
        /* I was second, so some other core is handling it */
```

#### recall: pthread mutex


```
#include <pthread.h>
pthread mutex t some lock;
pthread mutex init(&some lock, NULL);
// or: pthread mutex_t some_lock = PTHREAD_MUTEX_INITIALIZER;
pthread_mutex_lock(&some lock);
pthread_mutex_unlock(&some_lock);
pthread mutex destroy(&some lock);
```

# life homework even/odd

```
naive way has an operation that needs locking:
for (int time = 0; time < MAX ITERATIONS; ++time) {</pre>
    ... compute to_grid ...
    swap(from grid, to grid);
but this alternative needs less locking:
Grid grids[2];
for (int time = 0; time < MAX ITERATIONS; ++time) {</pre>
    from grid = &grids[time % 2];
    to grid = &grids[(time % 2) + 1];
    ... compute to_grid ...
```

## life homework even/odd

```
naive way has an operation that needs locking:
for (int time = 0; time < MAX ITERATIONS; ++time) {</pre>
    ... compute to_grid ...
    swap(from grid, to grid);
but this alternative needs less locking:
Grid grids[2];
for (int time = 0; time < MAX ITERATIONS; ++time) {</pre>
    from grid = &grids[time % 2];
    to grid = &grids[(time % 2) + 1];
    ... compute to_grid ...
```



movl \$0, the\_lock

ret

lock variable in shared memory: the\_lock if 1: someone has the lock: if 0: lock is free to take acquire: movl \$1, %eax <- 1 lock xchg %eax, the lock // swap %eax and the lock // sets the lock to 1 (taken) // sets %eax to prior val. of t test %eax, %eax // if the lock wasn't 0 before: ine acquire // trv again ret release: mfence // for memory order reasons

// then, set the lock to 0 (not taker

lock variable in shared memory: the lock if 1: someone has the lock; if 0: lock is free to take acquire: movl \$1, %eax // %eax <- 1 lock xchg %eax, the lock // swap %eax and the lock // sets the lock to 1 (taken) // if set lock variable to 1 (taken) read old value test %eax, %eax ine acquire ret release: mfence // for memory order reasons // then, set the lock to 0 (not taken movl \$0, the\_lock ret

ret

lock variable in shared memory: the\_lock if 1: someone has the lock; if 0: lock is free to take acquire: movl \$1, %eax <- 1 lock xchg %eax, the lock // swap %eax and the lock // sets the\_lock to 1 (taken) if lock was already locked retry test %eax, %eax ine acquire "spin" until lock is released elsewhere ret release: mfence // for memory order reasons // then, set the lock to 0 (not taken movl \$0, the\_lock

ret

lock variable in shared memory: the\_lock if 1: someone has the lock; if 0: lock is free to take acquire: movl \$1, %eax <- 1 lock xchg %eax, the lock // swap %eax and the lock // sets the lock to 1 (taken) release lock by setting it to 0 (not taken) test %eax, %eax ine acquire allows looping acquire to finish ret release: mfence // for memory order reasons // then, set the lock to 0 (not taker movl \$0, the lock

ret

```
lock variable in shared memory: the_lock
if 1: someone has the lock; if 0: lock is free to take
acquire:
    movl $1, %eax <- 1
   lock xchg %eax, the_lock // swap %eax and the_lock
                                     // sets the lock to 1 (taken)
                     Intel's manual says:
    test %eax, %eax
                      no reordering of loads/stores across a lock
    ine acquire
                      or mfence instruction
    ret
release:
   mfence
                             // for memory order reasons
                             // then, set the lock to 0 (not taker
    movl $0, the lock
```

#### exercise: spin wait

consider implementing 'waiting' functionality of pthread\_join

A mfanca, may \$1 finished C may \$0 gray E is

```
thread calls ThreadFinish() when done complete code below:
```

finished: .quad 0
ThreadFinish:

ret
ThreadWaitForFinish:

```
lock xchg %eax, finished cmp $0, %eax
____ ThreadWaitForFinish ret
```

#### exercise: spin wait

```
finished: .quad 0
ThreadFinish:
   Α
   ret
ThreadWaitForFinish:
                              /* or without using a writing instr
                              mov %eax, finished
   lock xchg %eax, finished
                              mfence
                              cmp $0, %eax
   cmp $0, %eax
   C ThreadWaitForFinish
                              ie ThreadWaitForFinish
   ret
                              ret
A. mfence; mov $1, finished C. mov $0, %eax E. je
B. mov $1, finished; mfence D. mov $1, %eax F. jne
```

#### spinlock problems

lock abstraction is not powerful enough lock/unlock operations don't handle "wait for event" common thing we want to do with threads solution: other synchronization abstractions

spinlocks waste CPU time more than needed want to run another thread instead of infinite loop solution: lock implementation integrated with scheduler

spinlocks can send a lot of messages on the shared bus more efficient atomic operations to implement locks

#### spinlock problems

lock abstraction is not powerful enough lock/unlock operations don't handle "wait for event" common thing we want to do with threads solution: other synchronization abstractions

#### spinlocks waste CPU time more than needed

want to run another thread instead of infinite loop solution: lock implementation integrated with scheduler

spinlocks can send a lot of messages on the shared bus more efficient atomic operations to implement locks

### mutexes: intelligent waiting

want: locks that wait better example: POSIX mutexes

instead of running infinite loop, give away CPU

lock = go to sleep, add self to list sleep = scheduler runs something else

unlock = wake up sleeping thread

### mutexes: intelligent waiting

want: locks that wait better example: POSIX mutexes

instead of running infinite loop, give away CPU

```
lock = go to sleep, add self to list
sleep = scheduler runs something else
```

unlock = wake up sleeping thread

#### better lock implementation idea

shared list of waiters

spinlock protects list of waiters from concurrent modification

lock = use spinlock to add self to list, then wait without spinlock unlock = use spinlock to remove item from list

### better lock implementation idea

shared list of waiters

spinlock protects list of waiters from concurrent modification

lock = use spinlock to add self to list, then wait without spinlock unlock = use spinlock to remove item from list

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

spinlock protecting lock\_taken and wait\_queue
only held for very short amount of time (compared to mutex itself)

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

tracks whether any thread has locked and not unlocked

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

list of threads that discovered lock is taken and are waiting for it be free these threads are not runnable

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

UnlockSpinlock(&m->guard spinlock):

```
LockMutex(Mutex *m) {

LockSpinlock(&m->guard_spinlock);

if (m->lock_taken) {

put current thread on m->wait queue

UnlockMutex(Mutex *m) {

LockSpinlock(&m->guard_spinlock);

if (m->wait_queue not empty) {

put current thread on m->wait queue

remove a thread from m->wait queue
```

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
instead of setting lock_taken to false
choose thread to hand-off lock to
```

} else {

m->lock taken = true:

UnlockSpinlock(&m->guard spinlock):

```
LockMutex(Mutex *m) {
                                            UnlockMutex(Mutex *m) {
  LockSpinlock(&m->guard_spinlock);
                                              LockSpinlock(&m->guard_spinlock);
 if (m->lock_taken) {
                                              if (m->wait_queue not empty) {
   put current thread on m->wait queue
                                                remove a thread from m->wait queue
   mark current thread as waiting
                                                mark thread as no longer waiting
   /* xv6: myproc()->state = SLEEPING; */
                                                /* xv6: myproc()->state = RUNNABLE; *,
   UnlockSpinlock(&m->guard spinlock):
                                              } else {
   run scheduler (context switch)
                                                 m->lock taken = false:
```

UnlockSpinlock(&m->guard\_spinlock);

mark current thread as waiting

run scheduler (context switch)

m->lock taken = true:

} else {

/\* xv6: myproc()->state = SLEEPING; \*/

UnlockSpinlock(&m->guard spinlock):

UnlockSpinlock(&m->guard spinlock):

```
struct Mutex {
     SpinLock guard spinlock;
     bool lock taken = false;
     WaitQueue wait queue;
};
subtly: if UnlockMutex runs here on another core
need to make sure scheduler on the other core doesn't switch to thread
while it is still running (would 'clone' thread/mess up registers)
                                           UnlockMutex(Mutex *m) {
LockMutex(Mutex ^m) {
  LockSpinlock(&m->guard_spinlock);
                                             LockSpinlock(&m->guard_spinlock);
  if (m->lock_taken) {
                                             if (m->wait_queue not empty) {
    put current thread on m->wait queue
                                               remove a thread from m->wait queue
```

mark thread as no longer waiting

UnlockSpinlock(&m->guard\_spinlock);

m->lock taken = false:

} else {

/\* xv6: myproc()->state = RUNNABLE; \*,

/\* xv6: myproc()->state = SLEEPING; \*/

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

```
LockMutex(Mutex *m) {

LockSpinlock(&m->guard_spinlock);

if (m->lock_taken) {

put current thread on m->wait_queue
mark current thread as waiting

UnlockMutex(Mutex *m) {

LockSpinlock(&m->guard_spinlock);

if (m->wait_queue not empty) {

remove a thread from m->wait_queue
mark thread as no longer waiting
```

/\* xv6: myproc()->state = RUNNABLE; \*,

# mutex and scheduler subtly

core 0 (thread A)	core 1 (thread B)	
start LockMutex		
acquire spinlock		
discover lock taken		
enqueue thread A		
thread A set not runnable		
release spinlock	start UnlockMutex	
·	thread A set runnable	
	finish UnlockMutex	
	run scheduler	
	scheduler switches to A	
	with old verison of registers	
thread A runs scheduler		
finally saving registers		

Linux soln.: track 'thread running' separately from 'thread

# mutex and scheduler subtly

core 0 (thread A)	core 1 (thread B)	
start LockMutex		
acquire spinlock		
discover lock taken		
enqueue thread A		
thread A set not runnable		
release spinlock	start UnlockMutex	
	thread A set runnable	
	finish UnlockMutex	
	run scheduler	
	scheduler switches to A	
	with old verison of registers	
thread A runs scheduler		
finally saving registers		

Linux soln.: track 'thread running' separately from 'thread

#### mutex efficiency

'normal' mutex uncontended case:

lock: acquire + release spinlock, see lock is free unlock: acquire + release spinlock, see queue is empty

not much slower than spinlock

## implementing locks: single core

intuition: context switch only happens on interrupt timer expiration, I/O, etc. causes OS to run

solution: disable them reenable on unlock

## implementing locks: single core

intuition: context switch only happens on interrupt timer expiration, I/O, etc. causes OS to run

solution: disable them reenable on unlock

#### x86 instructions:

cli — disable interrupts

sti — enable interrupts

## naive interrupt enable/disable (1)

```
Lock() {
    disable interrupts
}
```

```
Unlock() {
    enable interrupts
}
```

# naive interrupt enable/disable (1)

```
Lock() {
    disable interrupts
}

problem: user can hang the system:
    Lock(some_lock);
    while (true) {}
```

# naive interrupt enable/disable (1)

```
Lock() {
                             Unlock() {
    disable interrupts
                                  enable interrupts
problem: user can hang the system:
            Lock(some lock);
            while (true) {}
problem: can't do I/O within lock
            Lock(some lock);
             read from disk
                /* waits forever for (disabled) interrupt
                    from disk IO finishing */
```

## naive interrupt enable/disable (2)

```
Lock() {
    disable interrupts
}
```

```
Unlock() {
    enable interrupts
}
```

## naive interrupt enable/disable (2)

```
Lock() {
    disable interrupts
}
```

```
Unlock() {
    enable interrupts
}
```

## naive interrupt enable/disable (2)

```
Lock() {
    disable interrupts
}
Unlock() {
    enable interrupts
}
```

## naive interrupt enable/disable (2)

```
Lock() {
                             Unlock() {
    disable interrupts
                                 enable interrupts
problem: nested locks
        Lock(milk lock);
        if (no milk) {
            Lock(store lock):
            buv milk
            Unlock(store lock):
            /* interrupts enabled here?? */
        Unlock(milk lock):
```

#### C++ containers and locking

can you use a vector from multiple threads?

...question: how is it implemented?

#### C++ containers and locking

can you use a vector from multiple threads?

...question: how is it implemented? dynamically allocated array reallocated on size changes

#### C++ containers and locking

can you use a vector from multiple threads?

```
...question: how is it implemented?
dynamically allocated array
reallocated on size changes
```

```
can access from multiple threads ...as long as not append/erase/etc.?
```

assuming it's implemented like we expect...

but can we really depend on that?
e.g. could shrink internal array after a while with no expansion save memory?

#### C++ standard rules for containers

multiple threads can read anything at the same time

can only read element if no other thread is modifying it

can safely add/remove elements if no other threads are accessing container

(sometimes can safely add/remove in extra cases)

exception: vectors of bools — can't safely read and write at same time

might be implemented by putting multiple bools in one int

#### a simple race

#### a simple race

```
thread A:
                                  thread B:
   movl $1, x /* x < 1 */
                                      movl $1, y /* y <- 1 */
   movl y, %eax /* return y */
                                      movl x. %eax /* return x */
    ret
                                       ret
     x = v = 0;
     pthread create(&A, NULL, thread A, NULL);
     pthread_create(&B, NULL, thread_B, NULL);
     pthread ioin(A, &A result): pthread ioin(B, &B result);
     printf("A:%d B:%d\n", (int) A result, (int) B result);
```

if loads/stores atomic, then possible results: A:1 B:1 — both moves into x and y, then both moves into eax execute

A·0 B·1 — thread A executes before thread B A·1 B·0 — thread B executes before thread A

#### a simple race: results

my desktop, 100M trials:							
	frequency	result					
	99 823 739	A:0 B:1	('A executes before B')				
			('B executes before A')				
	4706	A:1 B:1	('execute moves into x+y first')				
	394	A-0 B-0	777				

#### a simple race: results

```
thread A:
                                       thread B:
    movl $1, x /* x <- 1 */
                                           movl $1, y /* y <- 1 */
    movl y, %eax /* return y */
                                           movl x, %eax /* return x */
    ret
                                           ret
     x = y = 0;
      :- + |- :- - - - | - :- - - - - (0 A NIII I
```

pthread_create	e(&A, NU	LL, thread_A, NULL);				
pthread_create	e(&B, NU	LL, thread_B, NULL);				
pthread_join(A	A, &Á_re	<pre>sult); pthread_join(B, &amp;B_result);</pre>				
<pre>printf("A:%d B:%d\n", (int) A_result, (int) B_result);</pre>						
my dealston 100M trials						
my desktop, 100M trials:						
frequency	result					
99 823 739	A:0 B:1	('A executes before B')				

A:0 B:0 | ???

171 161 | A:1 B:0 | ('B executes before A')  $4706 \mid A:1 \mid B:1 \mid \text{('execute moves into x+y first')}$ 

#### why reorder here?

thread A: faster to load y right now!

...rather than wait for write of x to finish

### why load/store reordering?

fast processor designs can execute instructions out of order

goal: do something instead of waiting for slow memory accesses, etc.

more on this later in the semester

## GCC: preventing reordering example (1)

```
void Alice() {
   int one = 1:
    atomic store(&note from alice, &one, ATOMIC SEO CST);
    } ob
   } while (__atomic_load_n(&note_from_bob, __ATOMIC_SEQ_CST));
    if (no milk) {++milk;}
Alice:
  movl $1, note_from_alice
  mfence
.12:
  movl note from bob, %eax
  testl %eax, %eax
  ine .L2
```

## GCC: preventing reordering example (2)

void Alice() { note from alice = 1; do { atomic thread fence( ATOMIC SEO CST): } while (note from bob); if (no milk) {++milk;}

movl \$1, note from alice // note from alice <- 1 .L3: mfence // make sure store is visible to other cores before

// on x86: not needed on second+ iteration of loop

cmpl \$0, note from bob // if (note from bob == 0) repeat for

Alice:

ine .L3

cmnl \$0 no milk

# exercise: fetch-and-add with compare-and-swap

exercise: implement fetch-and-add with compare-and-swap

```
compare_and_swap(address, old_value, new_value) {
    if (memory[address] == old_value) {
        memory[address] = new_value;
        return true; // x86: set ZF flag
    } else {
        return false; // x86: clear ZF flag
    }
}
```

#### solution

```
long my_fetch_and_add(long *p, long amount) {
    long old_value;
    do {
        old_value = *p;
    while (!compare_and_swap(p, old_value, old_value + amount);
    return old_value;
}
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
  // The xchq is atomic.
 while(xchg(&lk->locked, 1) != 0)
 // Tell the C compiler and the processor to not move loads or sto
 // past this point, to ensure that the critical section's memory
 // references happen after the lock is acquired.
 __sync_synchronize();
  . . .
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
  // The xchq is atomic.
  while(xchg(&lk->locked, 1) != 0)
    don't let us be interrupted after while have the lock
     problem: interruption might try to do something with the lock
     \ldots but \ that \ can \ never succeed until we release the lock
     ...but we won't release the lock until interruption finishes
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
 // The xchq is atomic.
 while(xchg(&lk->locked, 1) != 0)
 // Tell the C compiler and the processor to not move loads or sto
 // past this point, to ensure that the critical section's memory
 // references happen after the lock is acquired.
 --sync_synchr xchg wraps the lock xchg instruction
                same loop as before
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
  // The xchq is atomic.
  while(xchg(&lk->locked, 1) != 0)
  // Tell the C compiler and the processor to not move loads or sto
     avoid load store reordering (including by compiler)
    on x86, xchg alone is enough to avoid processor's reordering
     (but compiler may need more hints)
```

```
void
release(struct spinlock *lk)
 // Tell the C compiler and the processor to not move loads or sto
 // past this point, to ensure that all the stores in the critical
 // section are visible to other cores before the lock is released
 // Both the C compiler and the hardware may re-order loads and
 // stores; __sync_synchronize() tells them both not to.
 sync synchronize();
  // Release the lock, equivalent to lk->locked = 0.
 // This code can't use a C assignment, since it might
 // not be atomic. A real OS would use C atomics here.
  asm volatile("movl $0, %0" : "+m" (lk->locked) : );
 popcli();
```

```
void
release(struct spinlock *lk)
  // Tell the C compiler and the processor to not move loads or sto
  // past this point, to ensure that all the stores in the critical
  // section are visible to other cores before the lock is released
  // Both the C compiler and the hardware may re-order loads and
  // stores; __sync_synchronize() tells them both not to.
  sync synchronize();
  // Release the lock, equivalent to lk->locked = 0.
  // This code can't use a C assignment, since it might
  // not
  turns into instruction to tell processor not to reorder plus tells compiler not to reorder
  popcli (),
```

```
void
release(struct spinlock *lk)
 // Tell the C compiler and the processor to not move loads or sto
 // past this point, to ensure that all the stores in the critical
 // section are visible to other cores before the lock is released
 // Both the C compiler and the hardware may re-order loads and
 // stores; __sync_synchronize() tells them both not to.
  sync synchronize();
  // Release the lock, equivalent to lk->locked = 0.
 // This code can't use a C assignment, since it might
  // not be atomic. A real OS would use C atomics here.
  asm volatile("movl $0, %0" : "+m" (lk->locked) : ):
         turns into mov of constant 0 into lk->locked
 popcli()
```

```
void
release(struct spinlock *lk)
 // Tell the C compiler and the processor to not move loads or sto
 // past this point, to ensure that all the stores in the critical
 // section are visible to other cores before the lock is released
 // Both the C compiler and the hardware may re-order loads and
 // stores; __sync_synchronize() tells them both not to.
  sync synchronize();
  // Release the lock, equivalent to lk->locked = 0.
 // This code can't use a C assignment, since it might
  // not be atomic. A real OS would use C atomics here.
       reenable interrupts (taking nested locks into account)
```

## fetch-and-add with CAS (1)

```
compare-and-swap(address, old value, new value) {
    if (memory[address] == old value) {
        memorv[address] = new_value;
        return true;
    } else {
        return false;
long my fetch and add(long *pointer, long amount) { ... }
implementation sketch:
    fetch value from pointer old
    compute in temporary value result of addition new
    try to change value at pointer from old to new
    [compare-and-swap]
    if not successful, repeat
```

## fetch-and-add with CAS (2)

```
long my_fetch_and_add(long *p, long amount) {
    long old_value;
    do {
        old_value = *p;
    } while (!compare_and_swap(p, old_value, old_value + amount);
    return old_value;
}
```

#### exercise: append to singly-linked list

ListNode is a singly-linked list assume: threads *only* append to list (no deletions, reordering) use compare-and-swap(pointer, old, new): atomically change \*pointer from old to new return true if successful return false (and change nothing) if \*pointer is not old void append\_to\_list(ListNode \*head, ListNode \*new\_last\_node) {

#### append to singly-linked list

```
/* assumption: other threads may be appending to list,
               but nodes are not being removed, reordered, etc.
void append to list(ListNode *head, ListNode *new last node) {
 memorv_ordering_fence();
 ListNode *current last node:
  qo {
    current last node = head;
   while (current last node->next) {
      current last_node = current_last_node->next;
  } while (
    !compare-and-swap(&current_last_node->next,
                      NULL, new last node)
```

#### some common atomic operations (1)

```
// x86: emulate with exchange
test and set(address) {
    old value = memory[address];
    memory[address] = 1;
    return old_value != 0; // e.g. set ZF flag
// x86: xchq REGISTER, (ADDRESS)
exchange(register, address) {
    temp = memory[address];
    memory[address] = register;
    register = temp:
```

## some common atomic operations (2)

```
// x86: mov OLD VALUE, %eax; lock cmpxchg NEW VALUE, (ADDRESS)
compare-and-swap(address, old value, new value) {
    if (memory[address] == old value) {
        memory[address] = new value;
        return true: // x86: set ZF flaa
    } else {
        return false; // x86: clear ZF flag
// x86: lock xaddl REGISTER. (ADDRESS)
fetch-and-add(address, register) {
    old value = memory[address];
    memory[address] += register;
    register = old_value;
```

#### common atomic operation pattern

```
try to do operation, ...
```

detect if it failed

if so, repeat

atomic operation does "try and see if it failed" part

#### cache coherency states

extra information for each cache block overlaps with/replaces valid, dirty bits

stored in each cache

update states based on reads, writes and heard messages on bus different caches may have different states for same block

#### **MSI** state summary

**Modified** value may be different than memory and I am the only one who has it

**Shared** value is the same as memory

**Invalid** I don't have the value; I will need to ask for it

#### **MSI** scheme

from state	hear read	hear write	read	write		
Invalid			to Shared	to Modified		
Shared		to Invalid		to Modified		
Modified	to Shared	to Invalid		_		
blue: transition requires sending message on bus						

#### MSI scheme

```
from state hear read hear write read
                                               write
                                    to Shared to Modified
 Invalid
Shared
                        to Invalid
                                               to Modified
 Modified to Shared to Invalid
blue: transition requires sending message on bus
example: write while Shared
    must send write — inform others with Shared state
    then change to Modified
```

#### MSI scheme

from state	hear read	hear write	read	write		
Invalid			to Shared	to Modified		
Shared		to Invalid		to Modified		
Modified	to Shared	to Invalid				
blue: transition requires sending message on bus						


```
must send write — inform others with Shared state then change to Modified example: hear write while Shared
```


change to Invalid can send read later to get value from writer

example: write while Modified


example: write while Shared

#### MSI example







91




91



CPU2 reads 0xA300





#### **MSI**: update memory

to write value (enter modified state), need to invalidate others can avoid sending actual value (shorter message/faster)

"I am writing address X" versus "I am writing Y to address X"

#### MSI: on cache replacement/writeback

```
still happens — e.g. want to store something else changes state to invalid requires writeback if modified (= dirty bit)
```

## cache coherency exercise

modified/shared/invalid; all initially invalid; 32B blocks, 8B read/writes

CPU 1: read 0x1000 CPU 2: read 0x1000

CPU 2: read 0x1000 CPU 1: write 0x1000

CPU 1: read 0x2000

CPU 2: read 0x1000

CPU 2: write 0x2008

CPU 3: read 0x1008

Q1: final state of 0x1000 in caches? Modified/Shared/Invalid for CPU 1/2/3

CPU 2:

CPU 3:

Q2: final state of 0x2000 in caches?

NA 1:0: 1/C1 1/1 1:10 CD114/0/2

CPU 1:

9

### cache coherency exercise solution

action	CPU 1	CPU 2	CPU 3	CPU 1	CPU 2	CPU
	I	I	I	I	I	I
CPU 1: read 0x1000	S	I	I	I	I	I
CPU 2: read 0x1000	S	S	I	I	I	I
CPU 1: write 0x1000	M	I	I	I	I	I
CPU 1: read 0x2000	М	I	I	S	I	I
CPU 2: read 0x1000	S	S	I	S	I	I
CPU 2: write 0x2008	S	S	I	I	M	I
CPU 3: read 0x1008	S	S	S	I	М	I

 $0 \times 1000 - 0 \times 101f$   $0 \times 2000 - 0 \times 201f$ 

## why load/store reordering?

fast processor designs can execute instructions out of order

goal: do something instead of waiting for slow memory accesses, etc.

more on this later in the semester

#### C++: preventing reordering

to help implementing things like pthread\_mutex\_lock

C++ 2011 standard: *atomic* header, *std::atomic* class prevent CPU reordering *and* prevent compiler reordering also provide other tools for implementing locks (more later)

could also hand-write assembly code compiler can't know what assembly code is doing

# C++: preventing reordering example

```
#include <atomic>
void Alice() {
    note from_alice = 1;
    do {
        std::atomic_thread_fence(std::memory_order_seg_cst);
   } while (note_from_bob);
    if (no milk) {++milk;}
Alice:
 movl $1, note from alice // note from alice <- 1
.12:
 mfence // make sure store visible on/from other cores
 cmpl $0, note from bob // if (note from bob == 0) repeat fence
  ine .L2
  cmpl $0, no milk
```

## C++ atomics: no reordering

```
std::atomic<int> note_from_alice, note_from_bob;
void Alice() {
    note from alice.store(1);
    do {
    } while (note_from_bob.load());
    if (no milk) {++milk;}
Alice:
  movl $1, note from alice
  mfence
.12:
  movl note from bob, %eax
  testl %eax, %eax
  ine .L2
```

#### **GCC**: built-in atomic functions

used to implement std::atomic, etc.

predate std::atomic

builtin functions starting with \_\_sync and \_\_atomic these are what xv6 uses

## aside: some x86 reordering rules

```
each core sees its own loads/stores in order
(if a core stores something, it can always load it back)
```

stores from other cores appear in a consistent order (but a core might observe its own stores too early)

#### causality:

if a core reads X=a and (after reading X=a) writes Y=b, then a core that reads Y=b cannot later read X=older value than a

## how do you do anything with this?

difficult to reason about what modern CPU's reordering rules do typically: don't depend on details, instead:

special instructions with stronger (and simpler) ordering rules often same instructions that help with implementing locks in other ways

special instructions that restrict ordering of instructions around them ("fences")


loads/stores can't cross the fence


#### spinlock problems

lock abstraction is not powerful enough lock/unlock operations don't handle "wait for event" common thing we want to do with threads solution: other synchronization abstractions


spinlocks waste CPU time more than needed want to run another thread instead of infinite loop solution: lock implementation integrated with scheduler

spinlocks can send a lot of messages on the shared bus more efficient atomic operations to implement locks







CPU2 read-modify-writes lock (to see it is still locked)



CPU3 read-modify-writes lock (to see it is still locked)



CPU2 read-modify-writes lock (to see it is still locked)



CPU3 read-modify-writes lock (to see it is still locked)

"I want to modify lock" CPU1 CPU<sub>2</sub> CPU3 MEM<sub>1</sub> address value state address value state address value state unlocked Modified lock lock lock Invalid Invalid \_\_\_

CPU1 sets lock to unlocked

"I want to modify lock" CPU1 CPU<sub>2</sub> CPU3 MEM1 address value state address value state address value state Modified lock lock Invalid lock locked Invalid

some CPU (this example: CPU2) acquires lock

test-and-set problem: cache block "ping-pongs" between caches each waiting processor reserves block to modify could maybe wait until it determines modification needed — but not typical implementation

each transfer of block sends messages on bus


...so bus can't be used for real work like what the processor with the lock is doing


## test-and-test-and-set (pseudo-C)

```
acquire(int *the_lock) {
    do {
        while (ATOMIC-READ(the_lock) == 0) { /* try again */ }
    } while (ATOMIC-TEST-AND-SET(the_lock) == ALREADY_SET);
}
```


## test-and-test-and-set (assembly)

```
acquire:
   cmp $0, the lock  // test the lock non-atomically
          // unlike lock xchg --- keeps lock in Shared state!
               // try again (still locked)
   ine acquire
   // lock possibly free
   // but another processor might lock
   // before we get a chance to
   // ... so try wtih atomic swap:
   movl $1, %eax <- 1
   lock xchg %eax, the_lock // swap %eax and the_lock
         // sets the lock to 1
         // sets %eax to prior value of the_lock
   test %eax, %eax // if the lock wasn't 0 (someone else
   jne acquire
              // trv again
   ret
```







CPU2 reads lock (to see it is still locked)



CPU1 writes back lock value, then CPU2 reads it




CPU3 reads lock (to see it is still locked)




CPU2, CPU3 continue to read lock from cache no messages on the bus

"I want to modify lock"



CPU1 sets lock to unlocked

"I want to modify lock"



some CPU (this example: CPU2) acquires lock (CPU1 writes back value, then CPU2 reads + modifies it)

#### couldn't the read-modify-write instruction...

notice that the value of the lock isn't changing...

and keep it in the shared state

maybe — but extra step in "common" case (swapping different values)

#### more room for improvement?

can still have a lot of attempts to modify locks after unlocked there other spinlock designs that avoid this ticket locks

MCS locks

...

### **MSI** extensions

real cache coherency protocols sometimes more complex:

separate tracking modifications from whether other caches have copy

send values directly between caches (maybe skip write to memory) send messages only to cores which might care (no shared bus)

#### too much milk

roommates Alice and Bob want to keep fridge stocked with milk:

time	Alice	Bob
3:00	look in fridge. no milk	
3:05	leave for store	
3:10	arrive at store	look in fridge. no milk
3:15	buy milk	leave for store
3:20	return home, put milk in fridge	arrive at store
3:25		buy milk
3:30		return home, put milk in fridge

how can Alice and Bob coordinate better?

```
leave a note: "I am buying milk"
    place before buying, remove after buying
    don't try buying if there's a note
\approx setting/checking a variable (e.g. "note = 1")
    with atomic load/store of variable
if (no milk) {
    if (no note) {
         leave note:
         buy milk;
         remove note:
```

```
leave a note: "I am buying milk"
    place before buying, remove after buying
    don't try buying if there's a note
\approx setting/checking a variable (e.g. "note = 1")
    with atomic load/store of variable
if (no milk) {
    if (no note) {
         leave note:
         buy milk;
         remove note;
exercise: why doesn't this work?
```

# too much milk "solution" 1 (timeline) Alice Bob

```
if (no milk) {
    if (no note) {
                           if (no milk) {
                               if (no note) {
        leave note:
        buy milk;
        remove note;
```

```
intuition: leave note when buying or checking if need to buy
leave note:
if (no milk) {
    if (no note) {
         buy milk;
remove note;
```

# too much milk: "solution" 2 (timeline)

```
Alice
leave note;
if (no milk) {
    if (no note) {
       buy milk;
    }
}
remove note;
```

### too much milk: "solution" 2 (timeline)

```
Alice
leave note;
if (no milk) {
    if (no note) { ← but there's always a note buy milk;
    }
}
remove note;
```

# too much milk: "solution" 2 (timeline)

# "solution" 3: algorithm

```
intuition: label notes so Alice knows which is hers (and vice-versa)
    computer equivalent: separate noteFromAlice and noteFromBob
    variables
            Alice
                                                     Bob
leave note from Alice;
                                       leave note from Bob;
if (no milk) {
                                       if (no milk) {
    if (no note from Bob) {
                                            if (no note from Alice
         buy milk
                                                buy milk
                                       remove note from Bob;
remove note from Alice;
```

#### too much milk: "solution" 3 (timeline) Alice Bob

leave note from Alice if (no milk) {

leave note from Bob

if (no note from Bob) {

remove note from Alice

if (no milk) {

if (no note from Alice) {

remove note from Bob

### too much milk: is it possible

is there a solutions with writing/reading notes?  $\approx$  loading/storing from shared memory

yes, but it's not very elegant

```
Alice
leave note from Alice
while (note from Bob) {
    do nothing
}
if (no milk) {
    buy milk
}
remove note from Alice
```

```
Bob
leave note from Bob
if (no note from Alice) {
    if (no milk) {
        buy milk
    }
}
remove note from Bob
```

```
Alice
                                             Bob
leave note from Alice
                                 leave note from Bob
while (note from Bob) {
                                 if (no note from Alice) {
                                     if (no milk) {
    do nothing
                                          buy milk
if (no milk) {
    buv milk
                                 remove note from Bob
remove note from Alice
exercise (hard): prove (in)correctness
```

```
Alice
                                             Bob
leave note from Alice
                                 leave note from Bob
while (note from Bob) {
                                 if (no note from Alice) {
                                     if (no milk) {
    do nothing
                                          buy milk
if (no milk) {
    buv milk
                                 remove note from Bob
remove note from Alice
exercise (hard): prove (in)correctness
```

```
Alice
                                             Bob
                                 leave note from Bob
leave note from Alice
while (note from Bob) {
                                 if (no note from Alice) {
                                      if (no milk) {
    do nothing
                                          buy milk
if (no milk) {
    buv milk
                                  remove note from Bob
remove note from Alice
exercise (hard): prove (in)correctness
exercise (hard): extend to three people
```

### Peterson's algorithm

general version of solution

see, e.g., Wikipedia

we'll use special hardware support instead

#### mfence

x86 instruction mfence

make sure all loads/stores in progress finish

...and make sure no loads/stores were started early

fairly expensive

Intel 'Skylake': order 33 cycles + time waiting for pending stores/loads

#### mfence

x86 instruction mfence

make sure all loads/stores in progress finish

...and make sure no loads/stores were started early

fairly expensive

Intel 'Skylake': order 33 cycles + time waiting for pending stores/loads

aside: this instruction is did not exist in the original x86 so xv6 uses something older that's equivalent

# modifying cache blocks in parallel

typical memory access — less than cache block e.g. one 4-byte array element in 64-byte cache block

what if two processors modify different parts same cache block?

4-byte writes to 64-byte cache block

typically how caches work — write instructions happen one at a time:


processor 'locks' 64-byte cache block, fetching latest version processor updates 4 bytes of 64-byte cache block later, processor might give up cache block

# modifying things in parallel (code)

```
void *sum_up(void *raw_dest) {
    int *dest = (int *) raw dest;
    for (int i = 0; i < 64 * 1024 * 1024; ++i) {
        *dest += data[i]:
__attribute__((aligned(4096)))
int array[1024]; /* aligned = address is mult. of 4096 */
void sum twice(int distance) {
    pthread t threads[2];
    pthread_create(&threads[0], NULL, sum_up, &array[0]);
    pthread create(&threads[1], NULL, sum up, &array[distance]);
    pthread_join(threads[0], NULL);
    pthread join(threads[1], NULL);
```

# performance v. array element gap

(assuming sum\_up compiled to not omit memory accesses)



### false sharing

synchronizing to access two independent things

two parts of same cache block

solution: separate them

# exercise (1)

```
int values[1024];
int results[2]:
void *sum front(void *ignored argument) {
    results[0] = 0;
    for (int i = 0; i < 512; ++i)
        results[0] += values[i];
    return NULL;
void *sum_back(void *ignored_argument) {
    results[1] = 0;
    for (int i = 512; i < 1024; ++i)
        results[1] += values[i]:
    return NULL;
int sum all() {
    pthread_t sum_front_thread, sum_back_thread;
    pthread_create(&sum_front_thread, NULL, sum_front, NULL);
    pthread create(&sum back thread, NULL, sum back, NULL);
    pthread_join(sum_front_thread, NULL);
    pthread join(sum back thread, NULL);
    return results[0] + results[1];
```

# exercise (2)


```
struct ThreadInfo { int *values; int start; int end; int result };
void *sum thread(void *argument) {
    ThreadInfo *my_info = (ThreadInfo *) argument;
    int sum = 0;
    for (int i = my_info->start; i < my_info->end; ++i) {
        my_info->result += my_info->values[i];
    return NULL:
int sum all(int *values) {
    ThreadInfo info[2]; pthread_t thread[2];
    for (int i = 0; i < 2; ++i) {
        info[i].values = values; info[i].start = i*512; info[i].end = (i+1)*512;
        pthread create(&threads[i], NULL, sum_thread, (void *) &info[i]);
    for (int i = 0; i < 2; ++i)
        pthread_join(threads[i], NULL);
    return info[0].result + info[1].result;
```

# connecting CPUs and memory

multiple processors, common memory

how do processors communicate with memory?

#### shared bus



one possible design

we'll revisit later when we talk about I/O

tagged messages — everyone gets everything, filters

contention if multiple communicators some hardware enforces only one at a time

### shared buses and scaling

shared buses perform poorly with "too many" CPUs

so, there are other designs

we'll gloss over these for now

### shared buses and caches


remember caches?

memory is pretty slow


each CPU wants to keep local copies of memory

what happens when multiple CPUs cache same memory?

### the cache coherency problem



### the cache coherency problem



CPU1 writes 101 to 0xA300?