
last time

```
speculative execution —- guess and check
     run guess immediately
     later check and maybe undo guess
branch prediction strategies
     static (based on code) v dynamic (based on history)
     cache-like tables for dynamic prediction
multiple issue, out-of-order processors
     in-order fetch
     out-of-order (as values ready) run instructions
     in-order 'commit' (finish)
register renaming
```

2



register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state

original

renamed

add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

arch \rightarrow phys register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18	
%x20	
%x21	
%x23	
%x24	
•••	

register renaming state

```
original
add %r10, %r8 ...
add %r11, %r8 ...
add %r12, %r8 ...
```

arch –	→ phys register map
%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed table for architectural (external) and physical (internal) name (for next instr. to process)

%x	18
%x	20
%x	21
%x	23
%x	24

register renaming state

original

add %r10, %r8 - add %r11, %r8 - add %r12, %r8

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed

list of available physical registers added to as instructions finish



original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %r11, %r8 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

arch \rightarrow phys register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20 %x21 %x23 %x24 ...

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

renamed addg $%x19, %x13 \rightarrow %x18$

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02
•••	•••

free regs

%x18 %x20 %x21 %x23 %x24 ...

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) subq %r8, %r11 movq 8(%r11), %r11 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02
•••	•••

free regs

%x18 %x20 %x21 %x23 %x24 ...

```
original
addq %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                         movg %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
     arch \rightarrow phys register map
%rax
       %x04
%rcx
       %x09
       <del>%x13</del>%x18
%r8
%r9
       %x17
%r10
       %x19
%r11
       %x07
%r12
       %x05
%r13
       %x02
```

could be that %rax = 8+%r11 could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse %x21

renamed

%x23

%x24

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07 %x20
%r12	%x05
%r13	%x02
•••	•••

free regs

%x18 %x20 %x21 %x23 %x24 ...

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20 movq 8(%x20), (memory) \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02
•••	•••

regs %x18 %x20 %x21 %x23 %x24

free

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20 movq 8(%x20), (memory) \rightarrow %x21 movq $100 \rightarrow %x23
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18 %x23
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02
•••	•••

regs %x18 %x20 %x21 %x23 %x24

free

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20 movq 8(%x20), (memory) \rightarrow %x21 movq $100 \rightarrow %x23 addq %x21, %x23 \rightarrow %x24
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x23%x24
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02
•••	•••

free regs


%x18 %x20 %x21 %x23 %x24 ...

register renaming exercise

original renamed addq %r8, %r9
movq \$100, %r10
subq %r10, %r8
xorq %r8, %r9
andq %rax, %r9
arch \rightarrow phys
free

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20 %x21 %x23 %x24 ...



instruction queue

# instruction 1 addq %x01, %x05 → %x06 2 addq %x02, %x06 → %x07 3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc 5 jne %x09.cc, 6 addq %x01, %x08 → %x10 7 addq %x02, %x10 → %x11		
2 addq %x02, %x06 → %x07 3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc 5 jne %x09.cc, 6 addq %x01, %x08 → %x10	#	instruction
<pre>3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc 5 jne %x09.cc, 6 addq %x01, %x08 → %x10</pre>	1	addq %x01, %x05 → %x06
<pre>4 cmpq %x04, %x08 → %x09.cc 5 jne %x09.cc, 6 addq %x01, %x08 → %x10</pre>	2	addq %x02, %x06 → %x07
5 jne %x09.cc, 6 addq %x01, %x08 → %x10	3	addq %x03, %x07 \rightarrow %x08
6 addq %x01, %x08 → %x10	4	cmpq %x04, %x08 → %x09.cc
	5	jne %x09.cc,
7 addq %x02, %x10 \rightarrow %x11	6	addq %x01, %x08 $ ightarrow$ %x10
	7	addq %x02, %x10 \rightarrow %x11
8 addq $%x03$, $%x11 \rightarrow %x12$	8	addq %x03, %x11 \rightarrow %x12
9 cmpq $%x04$, $%x12 \rightarrow %x13$.cc	9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit ALU 1 ALU 2

instruction queue

	·
#	instruction
1	addq %x01, %x05 → %x06
3	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

execution unit cycle# 1

ALU 1

ALU 2

scoreboard

	1
reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

...

instruction queue

#	instruction
1	addq %x01, %x05 → %x06
3	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

execution unit cycle# 1 ALU 1 ALU 2

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

_	,
#	instruction
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 \rightarrow %x07
2	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13.cc$

execution unit cycle# 1
ALU 1 1
ALU 2

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

•••

instruction queue

	instruction
\bowtie	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

execution unit cycle# 1 2 ALU 1 1 2 ALU 2 —

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

...

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 → %x13.cc

execution unit cycle# 1 2 3

ALU 1 1 2 3

ALU 2 — — —

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

...

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5><	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
\sim	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5
ALU 1	1	2	3	4	5
ALU 2				6	7

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5≪	jne %x09.cc,
	<u>ine %x09.cc,</u> addq %x01, %x08 → %x10
6 ≪	,
6 ≪	addq %x01, %x08 → %x10
6 ≪	addq %x01, %x08 → %x10 addq %x02, %x10 → %x11

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5≪	jne %x09.cc,
5≤ 6≤	<u>ine %x09.cc,</u> addq %x01, %x08 → %x10
5× 6× 7×	,
5× 6× 7× 8×	addq %x01, %x08 → %x10 addq %x02, %x10 → %x11 addq %x03, %x11 → %x12
5× 6× 8× 9×	addq %x01, %x08 → %x10 addq %x02, %x10 → %x11

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$\underline{cmpq}\ \text{%x04},\ \text{%x98} \rightarrow \text{%x09.cc}$
5	jne %x09.cc,
	<u>ine %x09.cc,</u> addq %x01, %x08 → %x10
	•
	addq %x01, %x08 → %x10
	addq %x01, %x08 → %x10 addq %x02, %x10 → %x11


reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending ready
•••	

instruction queue

#	instruction	
1	mrmovq (%x04) \rightarrow %x06	
2	mrmovq (%x05) \rightarrow %x07	
3	addq %x01, %x02 → %x08	
4	addq %x01, %x06 → %x09	
5	addq %x01, %x07 \rightarrow %x10	

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
•••	

execution unit
$$cycle \# 1 2 3 4 5 6 7$$
ALU
data cache
assume
1 cycle/access




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



output values

(one/cycle)

execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue

	•
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

	•
reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending

instruction queue

	•
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

	•
reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending

instruction queue

	· •
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 $ ightarrow$ %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit cycle# 1
ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) ALU 3 (mul) start 2
ALU 3 (mul) end

status
ready
ready
pending
ready
ready
pending
ready
pending

instruction queue

	• • • • • • • • • • • • • • • • • • •
#	instruction
\bowtie	add %x01, %x02 → %x03
2×	<pre>imul %x04, %x05 → %x06</pre>
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit cycle# 1 2

ALU 1 (add, cmp, jxx) 1 6

ALU 2 (add, cmp, jxx) -
ALU 3 (mul) start 2 3

ALU 3 (mul) end 2 3

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	"

	• • • • • • • • • • • • • • • • • • •
#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

7

status
ready
ready
pending ready
ready
ready
pending ready
ready
pending (still)
pending
pending
pending ready
pending
pending
pending

instruction queue

	• • • • • • • • • • • • • • • • • • •
#	instruction
\bowtie	add %x01, %x02 → %x03
2<	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4><	<u>cmp %x03, %x08 → %x09.cc</u>
5	jle %x09.cc,
6≪	<u>add %x01, %x03 → %x11</u>
~	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit	cycle# 1	2	3	4	
ALU 1 (add, cmp, jxx)	1	6	-	4	
ALU 2 (add, cmp, jxx)	_	-	-	_	
ALU 3 (mul) start	2	3	7	8	
ALU 3 (mul) end		2	3	7	

status
ready
ready
pending ready
ready
ready
pending ready
ready
pending ready
pending ready
pending
pending ready
pending (still)
pending
pending

8

	· •
#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4≻<	<u>cmp %x03, %x08 → %x09.€€</u>
5≪	jle %x09.cc,
6≪	<u>add %x01, %x03 → %x11</u>
~	imul %x04, %x96 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	_	4	5
ALU 2 (add, cmp, jxx)	_	_	_	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
•••	

· •
instruction
add %x01, %x02 → %x03
imul %x04, %x05 → %x06
imul %x03, %x07 → %x08
<u>cmp %x03, %x08 → %x09.€€</u>
jle %x09.cc,
<u>add %x01, %x03 → %x11</u>
imul %x04, %x06 → %x12
imul %x03, %x08 → %x13
cmp %x11, %x13 → %x14.cc
jle %x14.cc,

cycle# 1	2	3	4	5
1	6	_	4	5
_	_	_	_	_
2	3	7	8	_
	2	3	7	8
	cycle# 1 1 - 2	1 6 -	1 6 - 2 3 7	1 6 - 4 2 3 7 8

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
•••	

#	instruction
\bowtie	add %x01, %x02 → %x03
2<	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4><	<u>cmp %x03, %x08 → %x09.€€</u>
5≪	jle %x09.cc,
6≪	add %x01, %x03 → %x11
\sim	imul %x04, %x96 → %x12
8≪	<u>imul %x03, %x08</u> → %x13
9≪	<u>cmp %x11, %x13 → %x14.cc</u>
10	jle %x14.cc,

execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	-	4	5
ALU 2 (add, cmp, jxx)	_	-	-	-	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
) .	"

	•
#	instruction
1×	add %x01, %x02 → %x03
2><	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4<	<u>cmp %x03, %x08 → %x09.cc</u>
5×	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7<	imul %x04, %x06 → %x12
≫ <	imul %x03, %x08 → %x13
9×	<u>cmp %x11, %x13 → %x14.cc</u>
128<	jle %x14.cc,

execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	_	4	5
ALU 2 (add, cmp, jxx)	_	-	_	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

	-
reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
<u>6</u> .	/
a 1	n


register renaming: missing pieces


what about "hidden" inputs like %rsp, condition codes?

one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones





000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

check_passphrase

```
int check_passphrase(const char *versus) {
    int i = 0;
    while (passphrase[i] == versus[i] &&
           passphrase[i]) {
        i += 1:
    return (passphrase[i] == versus[i]);
number of iterations = number matching characters
leaks information about passphrase, oops!
```

exploiting check_passphrase (1)

```
measured time
guess
       100 \pm 5
aaaa
       103 \pm 4
baaa
       102 \pm 6
caaa
daaa
       111 \pm 5
       99 \pm 6
eaaa
faaa
       101 \pm 7
       104 \pm 4
gaaa
        ...
```

exploiting check_passphrase (2)

guess	measured time
daaa	102 ± 5
dbaa	99 ± 4
dcaa	104 ± 4
ddaa	100 ± 6
deaa	102 ± 4
dfaa	109 ± 7
dgaa	103 ± 4

timing and cryptography

lots of asymmetric cryptography uses big-integer math

example: multiplying 500+ bit numbers together

how do you implement that?

big integer multiplcation

say we have two 64-bit integers x, y and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide
$$x$$
, y into 32-bit parts: $x = x_1 \cdot 2^{32} + x_0$ and $y = y_1 \cdot 2^{32} + y_0$ then $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 \cdot 2^{32} + x_0y_0$

big integer multiplcation

say we have two 64-bit integers $x,\,y$ and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide
$$x$$
, y into 32-bit parts: $x=x_1\cdot 2^{32}+x_0$ and $y=y_1\cdot 2^{32}+y_0$ then $xy=x_1y_12^{64}+x_1y_0\cdot 2^{32}+x_0y_1\cdot 2^{32}+x_0y_0$

can extend this idea to arbitrarily large numbers

number of smaller multiplies depends on size of numbers!

big integers and cryptography

naive multiplication idea: number of steps depends on size of numbers

problem: sometimes the value of the number is a secret e.g. part of the private key

oops! revealed through timing


big integer timing attacks in practice (1)

early versions of OpenSSL (TLS implementation)had timing attack Brumley and Boneh, "Remote Timing Attacks are Practical" (Usenix Security '03)

attacker could figure out bits of private key from timing

why? variable-time mulitplication and modulus operations got faster/slower depending on how input was related to private key

big integer timing attacks in practice (2)



(a) The zero-one gap $T_g - T_{g_{hi}}$ indicates that we can distinguish between bits that are 0 and 1 of the RSA factor q for 3 different randomly-generated keys. For clarity, bits of q that are 1 are omitted, as the x-axis can be used for reference for this case.

browsers and website leakage

web browsers run code from untrusted webpages

one goal: can't tell what other webpages you visit

some webpage leakage (1)

```
...as you can see \underline{here},\ \underline{here},\ and\ \underline{here} ...
```

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

some webpage leakage (1)

```
...as you can see \underline{\text{here}}, \underline{\text{here}}, and \underline{\text{here}} ...
```

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

fix 1: getComputedStyle lies about the color

fix 2: limited styling options for visited links

some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine

some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine




Figure 3: Example loop-counting traces collected over 15 seconds. Darker shades indicate smaller counter values and lower instruction throughput.

turns out, other webpages create distinct "signatures"

Figure from Cook et al, "There's Always a Bigger Fish: Clarifying Analysis o Machine-Learning-Assisted Side-Channel Attack" (ISCA '22)

inferring cache accesses (1)

suppose I time accesses to array of chars:
reading array[0]: 3 cycles
reading array[64]: 4 cycles
reading array[128]: 4 cycles
reading array[192]: 20 cycles
reading array[256]: 4 cycles
reading array[288]: 4 cycles
...

what could cause this difference? array[192] not in some cache, but others were

inferring cache accesses (2)

```
some psuedocode:
char array[CACHE SIZE];
AccessAllOf(array);
*other address += 1;
TimeAccessingArray();
suppose during these accesses I discover that array [128] is
slower to access
probably because *other_address loaded into cache + evicted
what do we know about other_address? (select all that apply)
 A. same cache tag B. same cache index C. same cache offset
 D. diff. cache tag E. diff. cache index F. diff. cache offset
```

some complications

```
caches often use physical, not virtual addresses (and need to know about physical address to compare index bits) (but can infer physical addresses with measurements/asking OS) (and often OS allocates contiguous physical addresses esp. w/'large pages')
```

storing/processing timings evicts things in the cache (but can compare timing with/without access of interest to check for this)

processor "pre-fetching" may load things into cache before access is timed

(but can arrange accesses to avoid triggering prefetcher and make sure to measure with memory barriers)

some L3 caches use a simple hash function to select index instead of index bits

exercise: inferring cache accesses (1)

```
char *array;
array = AllocateAlignedPhysicalMemory(CACHE SIZE);
LoadIntoCache(array, CACHE_SIZE);
if (mystery) {
    *pointer += 1;
if (TimeAccessTo(&array[index]) > THRESHOLD) {
    /* pointer accessed */
suppose pointer is 0x1000188
and cache (of interest) is direct-mapped, 32768 (2^{15}) byte, 64-byte
blocks
what array index should we check?
```

aside

```
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
if (mystery) { *pointer += 1; }
if (TimeAccessTo(&array[index]) > THRESHOLD) {
    /* pointer accessed */
will this detect when pointer accessed? yes
will this detect if mystery is true? not quite
...because branch prediction could started cache access
```

exercise: inferring cache accesses (2)

```
char *other_array = ...;
char *array;
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
other_array[mystery] += 1;
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
   if (TimeAccessTo(&array[i]) > THRESHOLD) {
      /* found something interesting */
   }
}
```

other_array at 0x200400, and interesting index is i=0x800, then what was mystery?

exercise: inferring cache accesses (2)

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
if (mystery) {
    *pointer = 1;
   (TimeAccessTo(&array[index1]) > THRESHOLD ||
    TimeAccessTo(&array[index2]) > THRESHOLD) {
    /* pointer accessed */
pointer is 0 \times 1000188
cache is 2-way, 32768 (2^{15}) byte, 64-byte blocks, ???? replacement
what array indexes should we check?
```

PRIME+PROBE

name in literature: PRIME + PROBE

PRIME: fill cache (or part of it) with values

do thing that uses cache

PROBE: access those values again and see if it's slow

(one of several ways to measure how cache is used)

coined in attacks on AES encryption

example: AES (1)

from Osvik, Shamir, and Tromer, "Cache Attacks and Countermeasures: the Case of AES" (2004)

early AES implementation used lookup tables

goal: detect index into lookup table index depended on key + data being encrypted

tricks they did to make this work

vary data being encrypted
subtract average time to look for what changes
lots of measurements

example: AES (2)

from Osvik, Shamir, and Tromer, "Cache Attacks and Countermeasures: the Case of AES" (2004)




Fig. 5. Prime+Probe attack using 30,000 encryption calls on a 2GHz Athlon 64, attacking Linux 2.6.11 dm-crypt. The horizontal axis is the evicted cache set (i.e., $\langle y \rangle$ plus an offset due to the table's location) and the vertical axis is p_0 . Left: raw timings (lighter is slower). Right: after subtraction of the average timing of the cache set. The bright diagonal reveals the high nibble of $p_0 = 0$ x00.

reading a value

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
AccessAllOf(array);
other_array[mystery * BLOCK_SIZE] += 1;
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {</pre>
    if (CheckIfSlowToAccess(&array[i])) {
with 32KB direct-mapped cache
suppose we find out that array [0x400] is slow to access
and other array starts at address 0x100000
what was mystery?
```

revisiting an earlier example (1)

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
if (mystery) {
    *pointer += 1;
}
if (TimeAccessTo(&array[index]) > THRESHOLD) {
    /* pointer accessed */
}
```

what if mystery is false but branch mispredicted?

revisiting an earlier example (2)

```
cycle # 0 1 2 3 4 5 6 7 8 9 10 11
movq mystery, %rax
                 FDRIEEEWC
test %rax, %rax
                  F D R I F W C
jz skip (mispred.)
                                IEWC
                    F D R
mov pointer, %rax
                    F D R I E E E W
mov (%rax), %r8
                      F D R
                                  I E W
add $1, %r8
                      F D R
mov %r8, %rax
                        F D R
...
skip: ...
```

avoiding/triggering this problem

```
if (something false) {
    access *pointer;
}
```

what can we do to make access more/less likely to happen?

reading a value without really reading it

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
AccessAllOf(array);
if (something false) {
    other_array[mystery * BLOCK_SIZE] += 1;
}
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
    if (CheckIfSlowToAccess(&array[i])) {
        ...
    }
}</pre>
```

if branch mispredicted, cache access may still happen can find the value of mystery

```
Prime();
if (something false) {
    triggerSegfault();
    Use(*pointer);
Probe();
could cache access for *pointer still happen?
yes, if:
    branch for if statement mispredicted, and
    *pointer starts before segfault detected
```

```
operations in virtual memory lookup:
    translate virtual to physical address
    check if access is permitted by permission bits
Intel processors: looks like these were separate steps, so...
Prime();
if (something false) {
    int value = ReadMemoryMarkedNonReadableInPageTable();
    access other array[value * ...];
Probe();
```

```
operations in virtual memory lookup:
    translate virtual to physical address
    check if access is permitted by permission bits
Intel processors: looks like these were separate steps, so...
Prime();
if (something false) {
    int value = ReadMemoryMarkedNonReadableInPageTable();
    access other array[value * ...];
Probe();
```

```
operations in virtual memory lookup:
    translate virtual to physical address
    check if access is permitted by permission bits
Intel processors: looks like these were separate steps, so...
Prime();
if (something false) {
    int value = ReadMemoryMarkedNonReadableInPageTable();
    access other array[value * ...];
Probe();
```

```
operations in virtual memory lookup:
    translate virtual to physical address
    check if access is permitted by permission bits
Intel processors: looks like these were separate steps, so...
Prime();
if (something false) {
    int value = ReadMemoryMarkedNonReadableInPageTable();
    access other array[value * ...];
Probe();
```

```
// %rcx = kernel address
   // %rbx = array to load from to cause eviction
   xor %rax, %rax // rax <- 0
retry:
   // rax <- memory[kernel address] (segfaults)</pre>
       // but check for segfault done out-of-order on Intel
   movb (%rcx), %al
   // rax <- memory[kernel address] * 4096 [speculated]</pre>
   shl $0xC, %rax
   iz retrv
                   // not-taken branch
   // access array[memory[kernel address] * 4096]
   mov (%rbx, %rax), %rbx
```

```
// %rcx = ke | space out accesses by 4096 | viction | viction | avoid triggering prefetcher
retry:
    // rax <- memory[kernel address] (seqfaults)</pre>
         // but check for segfault done out-of-order on Intel
    movb (%rcx), %al
    // rax <- memory[kernel address] * 4096 [speculated]</pre>
    shl $0xC, %rax
    iz retrv
                       // not-taken branch
    // access array[memory[kernel address] * 4096]
    mov (%rbx, %rax), %rbx
```

```
// %rcx repeat access if zero
// %rbx apparently value of zero speculatively read
        when real value not yet available
retry:
    // rax <- memory[kernel address] (seafaults)
        // but check for segfault done out-of-order on Intel
    movb (%rcx), %al
    // rax <- memory[kernel address] * 4096 [speculated]</pre>
    shl $0xC, %rax
    jz retry
                     // not-taken branch
    // access array[memory[kernel address] * 4096]
    mov (%rbx, %rax), %rbx
```

```
// %rcx access cache to allow measurement later in paper with FLUSH+RELOAD instead of PRIME+PROBE technique
retry:
    // rax <- memory[kernel address] (seqfaults)</pre>
         // but check for segfault done out-of-order on Intel
    movb (%rcx), %al
    // rax <- memory[kernel address] * 4096 [speculated]</pre>
    shl $0xC, %rax
    iz retrv
                      // not-taken branch
    // access array[memory[kernel address] * 4096]
    mov (%rbx, %rax), %rbx
```

from Lipp et al, "Meltdown: Reading Kernel Memory from User Space"

segfault actually happens eventually

```
option 1: okay, just start a new process every time
option 2: way of suppressing exception (transactional memory support)
   // rax <- memory[kernel address] (segfaults)</pre>
       // but check for segfault done out-of-order on Intel
   movb (%rcx), %al
   // rax <- memory[kernel address] * 4096 [speculated]</pre>
   shl $0xC, %rax
   jz retry
                       // not-taken branch
   // access array[memory[kernel address] * 4096]
   mov (%rbx, %rax), %rbx
```

Meltdown fix

HW: permissions check done with/before physical address lookup was already done by AMD, ARM apparently? now done by Intel

SW: separate page tables for kernel and user space don't have sensitive kernel memory pointed to by page table when user-mode code running unfortunate performance problem exceptions start with code that switches page tables

reading a value without really reading it

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
AccessAllOf(array);
if (something false) {
    other_array[mystery * BLOCK_SIZE] += 1;
}
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
    if (CheckIfSlowToAccess(&array[i])) {
        ...
    }
}</pre>
```

if branch mispredicted, cache access may still happen

can find the value of mystery

mistraining branch predictor?

```
if (something) {
     CodeToRunSpeculatively()
how can we have 'something' be false, but predicted as true
run lots of times with something true
then do actually run with something false
```

contrived(?) vulnerable code (1)

```
suppose this C code is run with extra privileges
    (e.g. in system call handler, library called from JavaScript in webpage,
    etc.)
assume x chosen by attacker
(example from original Spectre paper)
if (x < array1_size)</pre>
           y = array2[array1[x] * 4096];
```

the out-of-bounds access (1)

```
char array1[...];
int secret;
y = array2[array1[x] * 4096];
suppose array1 is at 0x1000000 and
secret is at 0x103F0003:
what x do we choose to make array1[x] access first byte of
secret?
```

the out-of-bounds access (2)

```
char array1[...];
int secret;
y = array2[array1[x] * 4096];
suppose our cache has 64-byte blocks and 8192 sets
and array2[0] is stored in cache set 0
if the above evicts something in cache set 128,
then what do we know about array1[x]?
```

the out-of-bounds access (2)

```
char array1[...];
int secret;
y = array2[array1[x] * 4096];
suppose our cache has 64-byte blocks and 8192 sets
and array2[0] is stored in cache set 0
if the above evicts something in cache set 128,
then what do we know about array1[x]?
    is 2 or 130
```

exploit with contrived(?) code

```
/* in kernel: */
int systemCallHandler(int x) {
    if (x < array1_size)</pre>
        v = array2[array1[x] * 4096];
    return y;
/* exploiting code */
   /* step 1: mistrain branch predictor */
for (a lot) {
    systemCallHandler(0 /* less than array1_size */);
    /* step 2: evict from cache using misprediction */
Prime():
systemCallHandler(targetAddress - array1Address);
int evictedSet = ProbeAndFindEviction();
int targetValue = (evictedSet - array2StartSet) / setsPer4K;
```

really contrived?

```
char *array1; char *array2;
if (x < array1_size)
    y = array2[array1[x] * 4096];

times 4096 shifts so we can get lower bits of target value
    so all bits effect what cache block is used</pre>
```

really contrived?

```
char *array1; char *array2;
if (x < array1_size)</pre>
    y = array2[array1[x] * 4096];
times 4096 shifts so we can get lower bits of target value
     so all bits effect what cache block is used
int *array1; int *array2;
if (x < array1 size)</pre>
    v = array2[array1[x]];
will still get upper bits of array1[x] (can tell from cache set)
can still read arbitrary memory!
     want memory at 0x10000?
    upper bits of 4-byte integer at 0x0FFFE
```

```
if (x < array1_size) {</pre>
                                            our template
    y = array2[array1[x]]);
void SomeSystemCallHandler(int index) {
    if (index > some table size)
        return ERROR;
    int kind = table[index];
                                            actual code
    switch (other table[kind].foo) {
```

```
if (x < array1_size) {</pre>
    y = array2[array1[x]]);
                                            our template
void SomeSystemCallHandler(int index) {
    if (index > some table size)
        return ERROR;
    int kind = table[index];
                                            actual code
    switch (other table[kind].foo) {
```

```
if (x < array1_size) {</pre>
                                            our template
    y = array2[array1[x]]);
void SomeSystemCallHandler(int index) {
    if (index > some table size)
        return ERROR;
    int kind = table[index];
                                            actual code
    switch (other table[kind].foo) {
```

```
if (x < array1_size) {</pre>
                                           our template
    y = array2[array1[x]]);
void SomeSystemCallHandler(int index) {
    if (index > some table size)
        return ERROR;
    int kind = table[index];
                                            actual code
    switch (other table[kind].foo) {
```

privilege levels?

vulnerable code runs with higher privileges

so far: higher privileges = kernel mode

but other common cases of higher privileges

example: scripts in web browsers

JavaScript

JavaScript: scripts in webpages

not supposed to be able to read arbitrary memory, but...

can access arrays to examine caches

and could take advantage of some browser function being vulnerable

JavaScript

JavaScript: scripts in webpages

not supposed to be able to read arbitrary memory, but...

can access arrays to examine caches

and could take advantage of some browser function being vulnerable

or — doesn't even need browser to supply vulnerable code itself!

just-in-time compilation?

```
for performance, compiled to machine code, run in browser
not supposed to be access arbitrary browser memory
example JavaScript code from paper:
if (index < simpleByteArray.length) {</pre>
    index = simpleByteArray[index | 0];
    index = (((index * 4096)|0) & (32*1024*1024-1))|0;
    localJunk ^= probeTable[index|0]|0;
web page runs a lot to train branch predictor
then does run with out-of-bounds index
examines what's evicted by probeTable access
```

supplying own attack code?

JavaScript: could supply own attack code

turns out also possible with kernel mode scenario

trick: don't need to actually run code

...just need branch predictor to fetch it!

other misprediction

```
so far: talking about mispredicting direction of branch
what about mispredicting target of branch in, e.g.:
// possibly from C code like:
// (*function pointer)();
imp *%rax
// possibly from C code like:
// switch(rcx) { ... }
imp *(%rax,%rcx,8)
```

an idea for predicting indirect jumps

for jmps like jmp *%rax predict target with cache:

bottom 12 bits of imp address last seen target

bottom 12 bits of jmp address	last seen target
0x0-0x7	0x200000
0x8-0xF	0×440004
0×10-0×18	0x4CD894
0×18-0×20	0×510194
0×20-0×28	0x4FF194
0xFF8-0xFFF	0x3F8403

Intel Haswell CPU did something similar to this uses bits of last several jumps, not just last one

can mistrain this branch predictor

using mispredicted jump

- 1: find some kernel function with jmp *%rax
- 2: mistrain branch target predictor for it to jump to chosen code use code at address that conflicts in "recent jumps cache"
- 3: have chosen code be attack code (e.g. array access) either write special code OR find suitable instructions (e.g. array access) in existing kernel code

Spectre variants

```
showed Spectre variant 1 (array bounds), 2 (indirect jump) from original paper
```

other possible variations:

could cause other things to be mispredicted

prediction of where functions return to?

values instead of which code is executed?

could use side-channel other than data cache changes

instruction cache

cache of pending stores not yet committed

contention for resources on multi-threaded CPU core

branch prediction changes

...

some Linux kernel mitigations (1)

```
replace array [x] with
array[x & ComputeMask(x, size)]
...where ComputeMask() returns
    0 if x > size
    0xFFFF...F if x < size
...and ComputeMask() does not use jumps:
mov x, %r8
mov size, %r9
cmp %r9, %r8
sbb %rax, %rax // sbb = subtract with borrow
    // either 0 or -1
```

some Linux kernel mitigations (2)

for indirect branches:

with hardware help:

separate indirect (computed) branch prediction for kernel v user mode other branch predictor changes to isolate better

without hardware help:

transform jmp *(%rax), etc. into code that will only predicted to jump to safe locations (by writing assembly very carefully)

only safe prediction

```
as replacement for jmp *(%rax)
code from Intel's "Retpoline: A Branch Target Injection
Mitigation"
        call load label
    capture_ret_spec: /* <-- want prediction to go here */
        pause
        lfence
        imp capture ret spec
    load label:
        mov %rax, (%rsp)
        ret
```

backup slides