how to (in hardware) connect A and B?


Α


В


how to (in hardware) connect A and B?


one wire carrying binary signals?

В










how to (in hardware) connect A and B?




here: duplex via multiple wires (simplest scheme) can achieve effect electrically/etc. via one wire example: cable Internet (how is topic for ECE class)


how to connect?














shared bus, really?


common for parts of internals of computers (topic later)

model for wifi

radio "channel" kinda similar to shared wire

how the early versions of Ethernet worked "vampire taps" physically attached to shared cable

shared bus, messages for who?



messages needs a 'header' to tell who it's to/from

everyone needs to filter out messathat aren't theirs

Figure 6-1: Data Link Layer Frame Format

taking turns on shared bus?

token ring


one machine has a 'token' = can send send special message to pass to another machine

free-for-all: collision detection + retry detect if you're transmitting when someone else is wait (usually randomized amount of time) and retry

coordinating machine transmits timeslots part of common cellphone design (TDMA: time division multiple access)

make bus support multiple transmitters?

requires understanding how interference works another part of common cell phone design




what does the hub do?

simple version:

imitate shared bus: copy messages to everyone else something to handle two messages sent at once

less simple:

read "header" on message + send to destination only requires some way to figure out destinations queue of messages waiting to be sent




more complicated designs

hierarchies

networks of networks "internetworks"

so far still have single points of failure




individual computers are networks

individual computers are (kinda) networks of...

processors memories I/O devices

so what topology (layout) do those networks have?

the "bus"



example: 80386 signal pins

name	purpose	
CLK2	clock for bus	timing
W/R#	write or read?	
D/C#	data or control?	metadata
M/IO#	memory or I/O?	
INTR	interrupt request	
	other metadata signals	
BE0#-BE3#	(4) byte enable	address
A2-A31	(30) address bits	
DO-D31	(32) data signals	data

example: AMD EPYC (1 socket)






Fig. 21. Single-socket AMD EPYCTM system (SP3). Figure from Burd et al, "'' 'Zepllin': An SoC for Multichip Architectures" (IEEE JSSC Vol 54, No 1)

example: Intel Skylake-SP





22


extra trips to CPU




extra trips to CPU









beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

28

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8
      9
      10
      11

      mov 0(%rbx), %r8
      F
      D
      R
      I
      E
      M
      M
      M
      W
      C

      sub %r8, %r9
      F
      D
      R
      I
      E
      W
      C

      add %r10, %r11
      F
      D
      R
      I
      E
      W
      C

      xor %r12, %r13
      F
      D
      R
      I
      E
      W
      C
```

•••

interlude: real CPUs

modern CPUs:

execute multiple instructions at once

execute instructions out of order — whenever values available

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

read-after-write examples (1)

normal pipeline: two options for %r8? choose the one from *earliest stage* because it's from the most recent instruction

read-after-write examples (1) out-of-order execution: %r8 from earliest stage might be from *delayed instruction* can't use same forwarding logic addg %r12, %r8 cvcle # 0 1 2 3 4 5 6 7 8 addq %r10, %r8 movq %r8, (%rax) movq \$100, %r8

addq %r13, %r8

register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times

only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)

```
addq %r10, %r8 | addq %r10, %r8_{v1} \rightarrow \text{%r}8_{v2} addq %r11, %r8 | addq %r11, %r8_{v2} \rightarrow \text{%r}8_{v3} addq %r12, %r8 | addq %r12, %r8_{v3} \rightarrow \text{%r}8_{v4}
```

read different version than the one written represent with three argument psuedo-instructions

forwarding a value? must match version exactly

for now: version numbers

later: something simpler to implement

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      F
      D
      E
      M
      W

      movq %r8, (%rax)
      F
      D
      E
      M
      W

      movq %r8, 8(%rax)
      F
      D
      E
      M
      W

      addq %r13, %r8
      F
      D
      E
      M
      W
```

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      F
      D
      E
      M
      W

      movq %r8, (%rax)
      F
      D
      E
      M
      W

      movq %r8, 8(%rax)
      F
      D
      E
      M
      W

      movq $100, %r8
      F
      D
      E
      M
      W

      addq %r13, %r8
      F
      F
      D
      E
      M
      W
```

out-of-order execution: if we don't do something, newest value could be overwritten!

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      F
      D
      E
      M
      W

      movq %r8, (%rax)
      F
      D
      E
      M
      W

      movq %r8, 8(%rax)
      F
      D
      E
      M
      W

      movq $100, %r8
      F
      D
      E
      M
      W

      addq %r13, %r8
      F
      D
      E
      M
      W
```

two instructions that haven't been started could need *different versions* of %r8!

```
cycle # 0 1 2 3 4 5 6 7 8
addq %r10, %r8
                      F
                                    Ε
movg %r8, (%rax)
                                            D
                                              Ε
                                                М
movq %r11, %r8
                        FDEM
                                 W
movq %r8, 8(%rax)
                                            М
movq $100, %r8
                           F D E
addg %r13, %r8
                                              Ε
                                                М
```

keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register


called register renaming


register renaming

rename architectural registers to physical registers


different physical register for each version of architectural track which physical registers are ready

compare physical register numbers to do forwarding







branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches




register renaming done here stage needs to keep mapping from architectural to physical names




instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)




read from much larger register file and handle forwarding register file: typically read 6+ registers at a time (extra data paths wires for forwarding not shown)




many execution units actually do math or memory load/store some may have multiple pipeline stages some may take variable time (data cache, integer divide, ...)



writeback results to physical registers register file: typically support writing 3+ registers at a time




new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again




commit stage also handles branch misprediction reorder buffer tracks enough information to undo mispredicted instrs.

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                     RIEW
addg %r02, %r05
                          IEW
                     R
addg %r03, %r04
                    DRIE
cmpg %r04, %r08
                            I E W
jne ...
                              I E
                         R
                                   W
addg %r01, %r05
                       DRIE
                                 W
addg %r02, %r05
                            RI
                                 Ε
                                   W
addg %r03, %r04
                                 IE
                          D
                            R
                                     W
cmpg %r04, %r08
                                   IEW
```



```
cycle #
                      1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                               E W
addq %r02, %r05
                                  Ε
                         R
addg %r03, %r04
                                  E issue instructions
                                    (to "execution units")
cmpg %r04, %r08
                                    when operands ready
jne ...
                               R
                            D
addg %r01, %r05
addg %r02, %r05
                                          W
addg %r03, %r04
                               D
                                  R
                                          Ε
cmpg %r04, %r08
```



1-cycle fetch?

assumption so far:

1 cycle to fetch instruction + identify if jmp, etc.

often not really practical

especially if:

complex machine code format many pipeline stages more complex instruction cache (future idea) fetching 2+ instructions/cycle

branch target buffer

what if we can't decode LABEL from machine code for jmp LABEL or jle LABEL fast?

will happen in more complex pipelines

what if we can't decode that there's a RET, CALL, etc. fast?

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

. ...

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	
0	•••
	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

. ...

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••		•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

. ..

indirect branch prediction


```
jmp *%rax or jmp *(%rax, %rcx, 8)
```

BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps good for polymophic method calls

table lookup with Hash(last few jmps) instead of Hash(this jmp)



register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state

original

renamed

add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18	
%x20	
%x21	
%x23	
%x24	
•••	

register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

arch —	→ phys register map
%rax	%x04
%rcx	%x09
•••	•••
%r8 %r9	%x13
	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

reramed table for architectural (external) and physical (internal) name (for next instr. to process)

%x18
%x20
%x21
%x23
%x24
•••

register renaming state

original

add %r10, %r8 add %r11, %r8

add %r12, %r8

$\operatorname{arch} o \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed

list of available physical registers added to as instructions finish

free reg list

%x18 %x20 %x21 %x23 %x24

register renaming example (1)

original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

register renaming example (1)

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



register renaming example (1)

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

free reg list

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

free reg list

%x18	
%x20	
%x21	
%x23	
%x24	
•••	

```
original renamed addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

arch \rightarrow phys register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20 %x21 %x23 %x24 ...

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

$arch \rightarrow phys register map$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02
•••	•••

free regs

renamed

addg %x19, %x13 \rightarrow %x18

%x18 %x20 %x21 %x23 %x24 ...

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %r8, %r11 movq 8(%r11), %r11 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02
•••	•••

free regs

%x1	8
%x2	6
%x2	1
%x2	3
%x2	4
•••	
•	

```
original
addq %r10, %r8
movq %r8, (%rax)
subg %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

	%x04
%rcx	%x09
•••	•••
	%x13 %x18
	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02
•••	•••

could be that %rax = 8+%r11 could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse %x21

%x23 %x24

renamed

movg %x18, (%x04) \rightarrow (memory)

addg %x19, %x13 \rightarrow %x18

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07 %x20
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20 %x21 %x23 %x24 ...

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20 movq 8(%x20), (memory) \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20 %x21 %x23

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20 movq 8(%x20), (memory) \rightarrow %x21 movq $100 \rightarrow %x23
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18 %x23
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20 %x21 %x23 %x24 ...

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq 8(%r11), %r11 movq 8(%x20), (memory) \rightarrow %x21 movq $100, %r8 movq $100 \rightarrow %x23 addq %r11, %r8 addq %x21, %x23 \rightarrow %x24
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x23%x24
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02
•••	•••

free regs


%x18 %x20 %x21 %x23 %x24 ...

register renaming exercise

original renamed addq %r8, %r9 movq \$100, %r10 subq %r10, %r8 xorq %r8, %r9 andq %rax, %r9 arch \rightarrow phys free

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
•••	•••

free regs %x18 %x20 %x21 %x23 %x24 ...



instruction queue

#	instruction
1	addq %x01, %x05 \rightarrow %x06
3	addq %x02, %x06 $ ightarrow$ %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

execution unit ALU 1 ALU 2

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

# instruction 1 addq %x01, %x05 → %x06 2 addq %x02, %x06 → %x07 3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc	
2 addq %x02, %x06 → %x07 3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc	
3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc	
4 cmpq %x04, %x08 → %x09.cc	
5 jne %x09.cc,	
6 addq %x01, %x08 \rightarrow %x10	
7 addq %x02, %x10 \rightarrow %x11	
8 addq %x03, %x11 \rightarrow %x12	
9 cmpq %x04, %x12 \rightarrow %x13.cc	

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 ALU 2

instruction queue

#	instruction
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 1 ALU 2

•••

instruction queue

	·
#	instruction
1	addq %x01, %x05 → %x06
3	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

execution unit cycle# 1 ALU 1 ALU 2

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
$>\!\!<$	$addq \%x01, \%x05 \rightarrow \%x06$
2	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq $%x04$, $%x08 \rightarrow %x09$.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

execution unit cycle# 1 2
ALU 1 1 2
ALU 2 —

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

execution unit cycle# 1 2 3

ALU 1 1 2 3

ALU 2 — — —

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

...

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 → %x13.cc

 execution unit
 cycle# 1
 2
 3

 ALU 1
 1
 2
 3

 ALU 2
 —
 —
 —

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 $ ightarrow$ %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 $ ightarrow$ %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc
-	·

execution unit cycle# 1 2 3 4
ALU 1 1 2 3 4
ALU 2 — — 6

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2><	addq %x02, %x06 → %x07
	addq %x03, %x07 → %x08
4≻<	<u>cmpq %x04, %x08 → %x09.€€</u>
	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7	addq %x02, %x10 \rightarrow %x11
	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5≪	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
\sim	addq %x02, %x10 → %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5<	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
~	addq $%x02$, $%x10 \rightarrow %x11$
8≪	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
•••	

execution unit	cycle# 1	2	3	4	5	6
ALU 1	1	2	3	4	5	8
ALU 2				6	7	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x98 \rightarrow \%x09.cc$
5≪	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
~	addq $%x02$, $%x10 \rightarrow %x11$
8≪	addq %x03, %x11 → %x12
9≪	$cmpq %x04, %x12 \rightarrow %x13.cc$

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$\underline{cmpq\ \%x04,\ \%x98 \rightarrow \%x09.cc}$
5≪	jne %x09.cc,
	<u>ine %x09.cc,</u> addq %x01, %x08 → %x10
	,
	addq %x01, %x98 → %x19
	addq %x01, %x08 → %x10 addq %x02, %x10 → %x11

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending ready
•••	

instruction queue

#	instruction
1	mrmovq (%x04) \rightarrow %x06
2	mrmovq (%x05) \rightarrow %x07
3	addq %x01, %x02 → %x08
4	addq %x01, %x06 → %x09
5	addq %x01, %x07 \rightarrow %x10

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
•••	

execution unit
$$cycle \# 1$$
 2 3 4 5 6 7 ALU data cache assume 1 cycle/access

register renaming: missing pieces


what about "hidden" inputs like %rsp, condition codes?


one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones







execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue

	• • • • • • • • • • • • • • • • • • •
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
	jle %x09.cc,
6	add %x01, %x03 → %x11
7	$ imul\ %x04$, $%x06 \to %x12$
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx)

ALÙ 3 (mul) start

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	"

instruction queue

	• • • • • • • • • • • • • • • • • • •
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
	jle %x09.cc,
6	add %x01, %x03 → %x11
7	$ imul\ %x04$, $%x06 \to %x12$
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx)

ALÙ 3 (mul) start

ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	"

instruction queue

	· •
#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 $ ightarrow$ %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

```
execution unit cycle# 1
ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) -
ALU 3 (mul) start 2
ALU 3 (mul) end
```

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	

instruction queue

	• • • • • • • • • • • • • • • • • • •
#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit cycle# 1 2
ALU 1 (add, cmp, jxx) 1 6
ALU 2 (add, cmp, jxx) − −
ALU 3 (mul) start 2 3
ALU 3 (mul) end 2 3

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	"

instruction queue

	• • • • • • • • • • • • • • • • • • •
#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit	cycle# 1	2	3	
ALU 1 (add, cmp, jxx)	1	6	_	
ALU 2 (add, cmp, jxx)	_	_	_	
ALÙ 3 (mul) start	2	3	7	
ALU 3 (mul) end		2	3	7

status
ready
ready
pending ready
ready
ready
pending ready
ready
pending (still)
pending
pending
pending ready
pending
pending
pending

instruction queue

#	instruction
	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3≪	imul %x03, %x07 → %x08
4><	<u>cmp %x03, %x08 → %x09.cc</u>
5	jle %x09.cc,
6≪	<u>add %x01, %x03 → %x11</u>
~	imul %x04, %x96 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit	cycle# 1	2	3	4
ALU 1 (add, cmp, jxx)	1	6	_	4
ALU 2 (add, cmp, jxx)	_	-	-	_
ALU 3 (mul) start	2	3	7	8
ALU 3 (mul) end		2	3	7

status
ready
ready
pending ready
ready
ready
pending ready
ready
pending ready
pending ready
pending
pending ready
pending (still)
pending
pending
"

8

	•
#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3 ≪	imul %x03, %x07 → %x08
4	<u>cmp %x03, %x08 → %x09.cc</u>
5×	jle %x09.cc,
6≪	<u>add %x01, %x03 → %x11</u>
\sim	imul %x04, %x96 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	_	4	5
ALU 2 (add, cmp, jxx)	_	_	_	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

	•
reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
•••	"

· •
instruction
add %x01, %x02 → %x03
imul %x04, %x05 → %x06
<pre>imul %x03, %x07 → %x08</pre>
<u>cmp %x03, %x08 → %x09.cc</u>
jle %x09.cc,
add %x01, %x03 → %x11
imul %x04, %x06 → %x12
<pre>imul %x03, %x08 → %x13</pre>
cmp %x11, %x13 → %x14.cc
jle %x14.cc,

execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	_	4	5
ALU 2 (add, cmp, jxx)	_	_	_	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

	· · · · · · · · · · · · · · · · · · ·
reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
••	

	• • • • • • • • • • • • • • • • • • •
#	instruction
1×	add %x01, %x02 → %x03
2><	<pre>imul %x04, %x05 → %x06</pre>
3<	<pre>imul %x03, %x07 → %x08</pre>
4	cmp %x03, %x08 → %x09.cc
5×	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7<	<pre>imul %x04, %x06 → %x12</pre>
8 ≪	<pre>fmul %x03, %x08 → %x13</pre>
9×	<u>cmp %x11, %x13 → %x14.cc</u>
10	jle %x14.cc,

execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	-	4	5
ALU 2 (add, cmp, jxx)	_	-	-	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
) •	

	•
#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	imul %x04, %x05 → %x06
3≪	imul %x03, %x97 → %x08
4<	<u>cmp %x03, %x08 → %x09.cc</u>
5×	jle %x09.cc,
6≪	add $%x01$, $%x03 \rightarrow %x11$
\sim	imul %x04, %x96 → %x12
8<	<u>imul %x03, %x08</u> → %x13
9×	<u>cmp %x11, %x13 → %x14.ec</u>
128<	jle %x14.cc,

execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	_	4	5
ALU 2 (add, cmp, jxx)	_	-	_	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

	-
reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
<i>5</i> ∙	/
9 1	0

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

some performance examples


```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec


```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

data flow model and limits (1)



data flow model and limits (1)



each yellow box = instruction

arrows = dependences

instructions only executed when dependencies ready

reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?


$$((a \times b) \times c) \times d$$

$$(a \times b) \times (c \times d)$$

imulq %rbx, %rax
imulq %rcx, %rdx
imulq %rdx, %rax

reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?



Intel Skylake OOO design

- 2015 Intel design codename 'Skylake'
- 94-entry instruction queue-equivalent
- 168 physical integer registers
- 168 physical floating point registers
- 4 ALU functional units but some can handle more/different types of operations than others
- 2 load functional units but pipelined: supports multiple pending cache misses in parallel
- 1 store functional unit
- 224-entry reorder buffer determines how far ahead branch mispredictions, etc. can happen

backup slides

