last time (1)

```
user and group IDs
tracked per process
set by program at login
```

```
superuser/root special user ID that ignores permission checks
```

```
Unix/POSIX standard permissions read/write/execute for one user+one group+others "owner" user can change permissions
```

POSIX access control lists (ACLs) flexible lists of user+groups and permissions

last time (2)

```
virtual memory
     program addresses = virtual
     machine addresses = physical
addresses divided into fixed size pages
     page size always power of two
     upper bits of addresses = page number (index)
     lower bits = page offset (location in page)
page table (virtual \rightarrow physical mapping)
     row for each virtual page
     indicates physical page
     valid bit — is there anv?
```

anonymous feedback (1)

"I think you cut off people during their questions too much. It would be nice if students could finish their questions and get them answered correctly."

anonymous feedback (2)

"I'm not sure if this applies to every single lab but at least for mine (330-445) the lab room feels insanely crowded. There often aren't enough chairs for everyone and one of the TAs told me that a lot of people just dont leave after their lab and stay for 2 or more lab sessions...I'm not really sure how this could be solved I just thought it was worth pointing out because the effect sort of compounds into later lab sessions since people who have a late lab and aren't able to finish in lab dont have as much time to work on it after lab class"

anonymous feedback (3)

"The in class example questions are really helpful and I would appreciate if you incorporated more of them somehow. Sometimes when it's just content for a long time and no application/practice the information doesn't click. I know it may not be applicable to all topics and that it may take up some class time but I guess one suggestion would be leaving us with a question or two at the end of lecture so we can work through it on our own time and you can give us the answers at the beginning of the next lecture or during OH."

aside on sudo

should have explained what sudo is

utility system admin configures to allow some people to run things with extra permissions

usually prompts for password first

trick: because set-user-ID program, program with if statements

kernel "delegates" decision to the program

A: change exception table — NO

exception table is what hardware uses to run OS what OS runs is in kernel mode + doesn't know how to run normal function

OS needs to call signal handler itself — hardware won't do it right

C: value of x on stack/register whne it runs

stack: where Linux saves registers of interrupted function while signal handler running

needs to be accessible because it would be used for the printf call

A: signal handler interrupting long computation — computation proceed while signal handler writes

long computation can't run while signal handler is signal handler is using its stack its registers are saved until signal handler returns

B: sigint_counter on stack — was global variable!

C: %rdi same before/after — yes

A: append but not overwrite can set read/write/execute write allows overiwrte + append

B: letting programs run by the instructor read files created by certain students but not letting programs run by students read files created by certain other students

probably shouldn't have used other in this option yes – can list user IDs, set read permissions

D: edit by partner yes – can list user IDs, set read+write

A: one user read only; others write not if that user is the owner, but yes if we make a group containing that user

B: one user read/write/change perms; others only read u=rw,og=r

C: one group read/one group write can't specify two groups

```
0x1234 = 0b0001 \ 0010 \ 0011 \ 0100
```

last 12 bits page offset


```
virtaul page number = 0001 = 1
```

is valid, physical page 2

combine with page offset:

 $11 \mid 0010 \ 0011 \ 0100 = 0 \times 2234$

program memory




0xffff FFFF FFFF
0xfffF 8000 0000 0000
0x7f...

0x0000 0000 0040 0000


address spaces


illuision of dedicated memory





address spaces

illuision of dedicated memory













program addresses are 'virtual' real addresses are 'physical' can be different sizes!











divide memory into pages $(2^8$ bytes in this case) "virtual" = addresses the program sees



page number is upper bits of address (because page size is power of two)




rest of address is called page offset

toy physical memory

program memory virtual addresses

1	1	0000	0000	to
1	1	1111	1111	
1	0	0000	0000	to
1	0	1111	1111	
0	1	0000	0000	to
0	1	1111	1111	
0	0	0000	0000	to
0	0	1111	1111	


real memory physical addresses




toy physical memory


real memory physical addresses


program memory virtual addresses 0000 0000 to 1111 0000 to 0000 1111 0000 0000 to 1111 0000 to 0000 1111




physical page 1 physical page 0








```
virtual page # valid? physical page # 00 1 010 (2, code) 01 1 111 (7, data) 10 0 ??? (ignored) 11 1 000 (0, stack)
```





18

t "virtual page number" ookup 1101 0010 — address from CPU virtual page # valid? physical page #010 (2, code) 00data 01 10 0 (ignored) 000 (0, stack)


trigger exception if 0?

1101


to memory

0010

18



toy pag "page offset" ookup



switching page tables

part of context switch is changing the page table

extra privileged instructions

switching page tables

part of context switch is changing the page table

extra privileged instructions

where in memory is the code that does this switching?

switching page tables

part of context switch is changing the page table

extra privileged instructions

where in memory is the code that does this switching? probably have a page table entry pointing to it hopefully marked kernel-mode-only

switching page tables

part of context switch is changing the page table

extra privileged instructions

where in memory is the code that does this switching? probably have a page table entry pointing to it hopefully marked kernel-mode-only

code better not be modified by user program otherwise: uncontrolled way to "escape" user mode

on virtual address sizes

virtual address size = size of pointer?

often, but — sometimes part of pointer not used

example: typical x86-64 only use 48 bits rest of bits have fixed value

virtual address size is amount used for mapping

address space sizes

amount of stuff that can be addressed = address space size based on number of unique addresses

e.g. 32-bit virtual address = 2^{32} byte virtual address space

e.g. 20-bit physical addresss = 2^{20} byte physical address space

address space sizes

- amount of stuff that can be addressed = address space size based on number of unique addresses
- e.g. 32-bit virtual address = 2^{32} byte virtual address space
- e.g. 20-bit physical addresss $=2^{20}$ byte physical address space
- what if my machine has 3GB of memory (not power of two)?

 not all addresses in physical address space are useful
 most common situation (since CPUs support having a lot of memory)

exercise: page counting

suppose 32-bit virtual (program) addresses

and each page is 4096 bytes (2^{12} bytes)

how many virtual pages?

exercise: page counting

suppose 32-bit virtual (program) addresses

and each page is 4096 bytes (2^{12} bytes)

how many virtual pages?

$$2^{32}/2^{12} = 2^{20}$$

exercise: page table size

suppose 32-bit virtual (program) addresses suppose 30-bit physical (hardware) addresses each page is 4096 bytes (2^{12} bytes) pgae table entries have physical page #, valid bit, bit

how big is the page table (if laid out like ones we've seen)?

exercise: page table size

suppose 32-bit virtual (program) addresses suppose 30-bit physical (hardware) addresses each page is 4096 bytes (2^{12} bytes) pgae table entries have physical page #, valid bit, bit

how big is the page table (if laid out like ones we've seen)?

 2^{20} entries $\times (18+1)$ bits per entry issue: where can we store that?

exercise: address splitting

and each page is 4096 bytes (2^{12} bytes)

split the address 0x12345678 into page number and page offset:

exercise: address splitting

and each page is 4096 bytes (2^{12} bytes)

split the address 0x12345678 into page number and page offset:

page #: 0x12345; offset: 0x678

where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)

where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)

valid (bit 15) physical page # (bits 4–14) other bits and/or unused (bit 0-3)

page table base register

0x00010000

where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)

valid (bit 15) physical page # (bits 4–14) other bits and/or unused (bit 0-3)

page table base register

addresses bytes

0x00010000


0x00010000-1 00000000 00000000

0x00010000-1 00000000 00000000

0x00010002-3 10100010 01100000
0x00010004-5 10000010 11000000
0x00010006-7 10110000 00110000
0x000101FE-F 10001110 10000000
0x00010200-1 10100010 00111010


where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)



where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)




where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)

valid (bit 15) physical page # (bits 4–14) other bits and/or unused (bit 0-3)


where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)




where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)




where can processor store megabytes of page tables? in memory

page table entry layout (chosen by processor)




where can processor store megabytes of page tables? in memory


page table entry layout (chosen by processor)





virtual address


11 0101 01 00 1101 1111

















exercise setup

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

page table

virtual	valid?	physical		
page #	valid!	page #		
00	1	010		
01	1	111		
10	0	000		
11	1	000		

physical bytes addresses					
addresses					
0x00-3	00	11	22	33	
0x04-7	44	55	66	77	
0x08-B					
0x0C-F	CC	DD	EE	FF	
0x10-3	1A	2A	ЗА	4A	
0x14-7	1В	2B	3B	4B	
0x18-B	1C	2C	3C	4C	
0x1C-F	1C	2C	3C	4C	

physical bytes addresses					
0x20-3	D0	D1			
0x24-7	D4	D5	D6	D7	
0x28-B	89	9A	ΑB	ВС	
0x2C-F	CD	DE	EF	F0	
0x30-3					
0x34-7	СВ	0B	СВ	0B	
0x38-B	DC	0C	DC	0C	
0x3C-F	EC	0C	EC	0C	

exercise setup

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

page table

virtual	valid?	physical
page #	valid!	page #
00	1	010
01	1	111
10	0	000
11	1	000

physical bytes addresses							
0x00-3	00 11	22 33					
0×04-7	44 55	66 77					
0x08-B	88 99	AA BB					
0x0C-F							
0x10-3	1A 2A	3A 4A					
0×14-7							
0x18-B	1C 2C	3C 4C					
0x1C-F	1C 2C	3C 4C					

physical bytes addresses phys. page 1 0x30-3BA 0A BA 0A 0x34-7CB 0B CB 0B 0x38-BDC 0C DC 0C 0x3C-FEC 0C EC 0C

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

```
(virtual addresses) 0x18 = ????; 0x03 = ????; 0x0A = ????; 0x13 = ???
```

page table

```
virtual page # valid? physical page # 00 1 010 010 01 111 111 10 0 000 11 1 000
```

physical bytes addresses____ $0 \times 00 - 3 \mid 00 \mid 11 \mid 22 \mid 33 \mid$ $0 \times 04 - 7 | 44 55 66 77$ 0x08-B|88 99 AA BB 0x0C-FCC DD EE FF 0x10-3 1A 2A 3A 4A 0x14-7|1B 2B 3B 4B 0x18-B1C 2C 3C 4C 0x1C-F1C 2C 3C 4C physical addresses
0x20-3 D0 D1 D2 D3
0x24-7 D4 D5 D6 D7
0x28-B 89 9A AB BC
0x2C-F CD DE EF F0
0x30-3 BA 0A BA 0A
0x34-7 CB 0B CB 0B
0x38-B DC 0C DC 0C

0x3C-FIEC 0C EC 0C

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses) 0x18 = 00; 0x03 = ???; 0x0A = ???; 0x13 = ???

page table

```
virtual page # valid? page #
     00
              1010
               111
     01
               000
     10
          0
               000
```

physical bytes addresses____ physical bytes addresses____ $0 \times 00 - 3 | 00 | 11 | 22 | 33$ 0x20-3 D0 D1 D2 D3 $0 \times 04 - 7 | 44 55 66 77$ 0x08-B|88 99 AA BB 0x0C-FCC DD EE FF 0x10-3 1A 2A 3A 4A 0x14-7 1B 2B 3B 4B 0x18-B1C 2C 3C 4C 0x1C-F1C 2C 3C 4C

0x24-7 D4 D5 D6 D7 0x28-Bl89 9A AB BC 0x2C-FCD DE EF F0 0x30-3|BA 0A BA 0A 0x34-7|CB 0B CB 0B 0x38-BDC 0C DC 0C 0x3C-FIEC 0C EC 0C

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses) 0x18 = 00; 0x03 = 0x4A; 0x0A = ???; 0x13 = ???

physical bytes

page table

```
virtual page # valid? physical page # 00 1 010 010 01 111 111 10 0 000 11 1 000
```

addresses	Dyt	CS		
0x00-3	00	11	22	33
0×04-7	44	55	66	77
0x08-B	88	99	AΑ	ВВ
0x0C-F	C	DD	EE	FF
0x10-3	1A	2A	ЗА	4A
0×14-7	1B	2B	3B	4B
0x18-B	1C	2C	3C	4C
0×1C-E	10	20	30	10

addresses				
0x20-3	D0	D1	D2	D3
0x24-7	D4	D5	D6	D7
0x28-B	89	9A	AB	ВС
0x2C-F	CD	DE	EF	F0
0x30-3	ВА	0A	ВА	0A
0x30-3 0x34-7	СВ	0B	СВ	0B
0x38-B	DC	0C	DC	0C

0x3C-FEC 0C EC 0C

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses) 0x18 = 00; 0x03 = 0x4A; 0x0A = 0xDC; 0x13 = ???

nhysical.

page table

```
page # valid? _
    00
            1010
    01
            111
    10
         0
            000
            000
```


addresses	bytes		addresses	bytes	
	00 11 22 3		0x20-3		D2 D3
0x04-7	44 55 66 7	77	0x24-7	D4 D5	D6 D7
0x08-B	88 99 AA E	3B	0x28-B	89 9A	AB BC
0x0C-F	CC DD EE F	FF	0x2C-F	CD DE	EF F0
0x10-3	1A 2A 3A 4	4A	0x30-3	BA 0A	BA 0A
0×14-7	1B 2B 3B 4	4B	0x34-7	CB 0B	CB 0B
0x18-B	1C 2C 3C 4	4C	0x38-B	DC 0C	DC 0C
0x1C-F	1C 2C 3C 4	4C	0x3C-F	EC 0C	EC 0C

physical bytes

exercise

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses) 0x18 = 00; 0x03 = 0x4A; 0x0A = 0xDC; 0x13 = faultpage table



physical addresses	bytes			physical addresses	byte	es		
0x00-3		22	33	0x20-3			D2	D3
0x04-7	44 55	66	77	0x24-7	D4	D5	D6	D7
0x08-B	88 99	AA	ВВ	0x28-B	89	9A	AB	ВС
0x0C-F	CC DD	EE	FF	0x2C-F	CD	DE	EF	F0
0x10-3	1A 2A	ЗА	4A	0x30-3	ВА	0A	ВА	0Α
0x14-7	1B 2B	3B	4B	0x34-7	СВ	0B	СВ	0B
0x18-B	1C 2C	3C	4C	0x38-B	DC	0C	DC	0C
0x1C-F	1C 2C	3C	4C	0x3C-F	EC	0C	EC	0C
								2

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other; page table base register 0x20; translate virtual address 0x31

```
physical bytes
addresses
0 \times 00 - 3 | 00 \ 11 \ 22 \ 33
                          0x20-3|D0 D1 D2 D3
0 \times 04 - 7 | 44 55 66 77
                          0x24-7|F4 F5 F6 F7
                          0x28-Bl89 9A AB BC
0x08-Bl88 99 AA BB
0x0C-FCC DD EE FF
                          0x2C-FCD DE EF F0
                          0x30-3|BA 0A BA 0A
0 \times 10 - 3 | 1A 2A 3A 4A
                          0x34-7CB 0B CB 0B
0 \times 14 - 7 | 1B 2B 3B 4B
0x18-Bl1C 2C 3C 4C
                          0x38-BlDC 0C DC 0C
0x1C-F|1C 2C 3C 4C
                          0x3C-FIEC 0C EC 0C
```

0x1C-F|1C 2C 3C 4C

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other;

page table base register 0x20; translate virtual address 0x31

```
physical bytes
                                           0x31 = 11 0001
addresses
                                            PTE addr:
0x00-300 11 22 33
                       0x20-3 D0 D1 D2 D3
                                           0x20 + 6 \times 1 = 0x26
0x04-7|44 55 66 77
                       0x24-7|F4 F5 F6 F7
                       0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                           PTE value:
0x0C-FCC DD EE FF
                       0x2C-FCD DE EF F0
                                           0xF6 = 1111 0110
0x10-3|1A 2A 3A 4A
                       0x30-3|BA 0A BA 0A
                                           PPN 111, valid 1
                       0x34-7CB 0B CB 0B
0 \times 14 - 7 | 1B 2B 3B 4B
                                           M[111 \ 001] = M[0x39]
0x18-Bl1C 2C 3C 4C
                       0x38-BlDC 0C DC 0C
                                           \rightarrow 0x0C
```

0x3C-FIEC 0C EC 0C

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other;

page table base register 0x20; translate virtual address 0x31

```
physical bytes
                                            0 \times 31 = 11 \ 0001
addresses
                                            PTE addr:
0x00-300 11 22 33
                       0x20-3 D0 D1 D2 D3
                                            0x20 + 6 \times 1 = 0x26
0x04-7|44 55 66 77
                       0x24-7|F4 F5 F6 F7
                       0x28-B|89 9A AB BC
0x08-B|88 99 AA BB
                                            PTE value:
0x0C-FCC DD EE FF
                       0x2C-FCD DE EF F0
                                            0xF6 = 1111 0110
0x10-3|1A 2A 3A 4A
                       0x30-3|BA 0A BA 0A
                                            PPN 111, valid 1
                       0x34-7CB 0B CB 0B
0 \times 14 - 7 | 1B 2B 3B 4B
                                            M[111 \ 001] = M[0x39]
0x18-Bl1C 2C 3C 4C
                       0x38-BlDC 0C DC 0C
                                            \rightarrow 0x0C
                       0x3C-FIEC 0C EC 0C
0x1C-F|1C 2C 3C 4C
```

0x18-Bl1C 2C 3C 4C

0x1C-F|1C 2C 3C 4C

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other;

page tables 1 page, 1 12. 5 bit 1 1 10 (1015b), 1 valid bit, 4 other,

```
page table base register 0x20; translate virtual address 0x31 physical bytes addresses 0x00-3 00 11 22 33 0x04-7 44 55 66 77 0x24-7 F4 F5 F6 F7 0x20 + 6 \times1 = 0x26
```

0x38-BlDC 0C DC 0C

0x3C-FIEC 0C EC 0C

 0x08-B 88 99 AA BB
 0x28-B 89 9A AB BC
 PTE value:

 0x0C-F CC DD EE FF
 0x2C-F CD DE EF F0
 0x76 = 1111 0110

 0x10-3 1A 2A 3A 4A
 0x30-3 BA 0A BA 0A BA 0A 0X 0X34-7 CB 0B CB 0B
 PPN 111, valid 1

PPN 111, valid 1 $M[111 \ 001] = M[0x39] \rightarrow 0x0C$

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other page table base register 0x20; translate virtual address 0x12

physical _{bytes}	physical bytes
physical bytes addresses	physical _{bytes} addresses
0x00-3 00 11 22 3	33 0x20-3D0 D1 D2 D3
0x04-744 55 66 7	77 0x24-7 F4 F5 F6 F7
0x08-B <mark>88 99 AA E</mark>	BB 0x28-B89 9A AB BC
0x0C-FCC DD EE F	FF 0x2C-FCD DE EF F0
0x10-3 1A 2A 3A 4	4A 0x30-3BA 0A BA 0A
0x14-7 1B 2B 3B 4	4B 0x34-7CB 0B CB 0B
0x18-B1C 2C 3C 4	4C 0x38-BDC 0C DC 0C
0x1C-F1C 2C 3C 4	4C 0x3C-FEC 0C EC 0C

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other

page table hase register 0.20: translate virtual address 0.212

0x08-B 88 99 AA BB 0x28-B 89 9A AB BC PTE value:
0x0C-F CC DD EE FF 0x2C-F CD DE EF F0 0x30-3 BA 0A BA 0A BA 0A DDN 110 and 110 and 1110 a

 $0 \times 10^{-3} \frac{1A}{2A} \frac{2A}{3A} \frac{4A}{4A}$ $0 \times 14^{-7} \frac{1B}{2B} \frac{2B}{3B} \frac{3B}{4B}$ $0 \times 34^{-7} \frac{CB}{0B} \frac{0B}{CB} \frac{0B}{0B}$ $0 \times 38^{-8} \frac{DC}{0C} \frac{0C}{DC} \frac{DC}{0C}$ $0 \times 3C^{-7} \frac{EC}{0C} \frac{0C}{0C} \frac{DC}{0C} \frac{0C}{0C}$ $0 \times 3C^{-7} \frac{EC}{0C} \frac{0C}{0C} \frac{DC}{0C} \frac{0C}{0C} \frac{DC}{0C} \frac{0C}{0C} \frac{DC}{0C} \frac{0C}{0C} \frac{DC}{0C} \frac{0C}{0C} \frac{DC}{0C} \frac{DC}{0C}$

30

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other

```
page table base register 0x20; translate virtual address 0x12
   physical bytes
                                                0 \times 12 = 01 \ 0010
  addresses
                                                PTE addr:
  0x00-300 11 22 33
                          0x20-3 D0 D1 D2 D3
                                                0x20 + 2 \times 1 = 0x22
```

0x04-7|44 55 66 77 0x24-7|F4 F5 F6 F7 0x28-Bl89 9A AB BC 0x08-B|88 99 AA BB PTE value: 0x0C-FCC DD EE FF 0x2C-FCD DE EF F0 $0 \times D2 = 1101 \ 0010$ 0x10-3|1A 2A 3A 4A 0x30-3|BA 0A BA 0A 0×14-7|1B 2B 3B 4B

PPN 110, valid 1 0x34-7CB 0B CB 0B $M[110 \ 010] = M[0x32]$ 0x18-Bl1C 2C 3C 4C 0x38-BlDC 0C DC 0C \rightarrow 0xBA 0x3C-FIEC 0C EC 0C 0x1C-F|1C 2C 3C 4C

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other

```
page table base register 0x20; translate virtual address 0x12
   physical bytes
                                               0 \times 12 = 01 \ 0010
  addresses
                                               PTE addr:
  0x00-300 11 22 33
                          0x20-3 D0 D1 D2 D3
```

 $0x20 + 2 \times 1 = 0x22$ 0x04-7|44 55 66 77 0x24-7|F4 F5 F6 F7 0x28-Bl89 9A AB BC 0x08-B|88 99 AA BB PTE value: 0x0C-FCC DD EE FF 0x2C-FCD DE EF F0 0xD2 = 1101 00100x10-3|1A 2A 3A 4A

0x30-3|BA 0A BA 0A 0x34-7CB 0B CB 0B 0x38-BlDC 0C DC 0C

PPN 110, valid 1 0×14-7|1B 2B 3B 4B $M[110 \ 010] = M[0x32]$ 0x18-Bl1C 2C 3C 4C \rightarrow 0xBA 0x1C-F|1C 2C 3C 4C 0x3C-FIEC 0C EC 0C

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

top 16 bits of 64-bit addresses not used for translation

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

exercise: how many page table entries? (assuming page table like shown before)

exercise: how large are physical page numbers?

my desktop: 39-bit physical addresses; 48-bit virtual addresses

4096 byte pages

exercise: how many page table entries? (assuming page table like shown before) $2^{48}/2^{12}=2^{36}$ entries

exercise: how large are physical page numbers? 39 - 12 = 27 bits

my desktop: 39-bit physical addresses; 48-bit virtual addresses 4096 byte pages

exercise: how many page table entries? (assuming page table like shown before) $2^{48}/2^{12}=2^{36}$ entries

exercise: how large are physical page numbers? 39-12=27 bits page table entries are 8 bytes (room for expansion, metadata) trick: power of two size makes table lookup faster

would take up 2^{39} bytes?? (512GB??)

backup slides

some notes on timing HW (1)

timings.txt — file for us to read

if you have lots of data files, can submit separately now

originally wanted 'time a function', 'time a syscall'

choose getpid as syscall

turns out *sometimes* (not on my system) getpid only makes syscall the first time

remembers pid the other times

some notes on timing HW (2)

yes, getting consistent timings is tricky