split execute into two stages: F/D/E1/E2/M/W

result only available near end of second execute stage

where does forwarding, stalls occur?

cycle #	0	1	2	3	4	5	6	7	8
(1) addq %rcx, %r9	F	D	E1	E2	М	W			
(2) addq %r9, %rbx									
(3) addq %rax, %r9									
(4) movq %r9, (%rbx)									
(5) movq %rcx, %r9									

split execute into two stages: F/D/E1/E2/M/W

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9 addq %r9, %rbx	F	D	E1	E2	М	W				
addq %rax, %r9										
movq %r9, (%rbx)										

split execute into two stages: $F/D/E1/E2/M/W$										
cycle #	<u>′</u> 0	1	2	3	4	5	6	7	8	
addq %rcx, %r9	F	1	1 1							
addq %r9, %rbx		F	D	E1	E2	М	W			
addq %rax, %r r9 no	tavai	labl	e ye	t —	can	't fo	orwa	rd h	ere	
so try stalling in addq's decode										
movq %r9, (%rbx)				F	D	E1	E2	М	W	

split execute into two stages: F/D/E1/E2/M/W cycle # 0 1 2 3 4 5 6 7 8 addg %rcx, %r9 F D E1 E2 M W F D E1 E2 M W addg %r9, %rbx F D D E1 E2 M W addq %r9, %rbx addq %rax, %r after stalling once, now we can forward addq %rax, %r9 F1 E2 M W movg %r9, (%rbx) F D F1 F2 M W movg %r9, (%rbx) F D E1 E2 M W

split execute into two stages: F/D/E1/E2/M/W

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9	F	D	E1	E2	М	W				
addq %r9, %rbx		F	D	Ε1	E2	M	W			
addq %r9, %rbx		F	D	D	E1	E2	М	W		
addq %rax, %r9	1 1 1 1 1		F	D	E1	E2	М	W		
addq %rax, %r9			F	F	D'	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	M	W	
movq %r9, (%rbx)					F	D	E1	E2	M	W

split execute into two stages: F/D/E1/E2/M/W

		,	•	•		•					
cycle #	⊬ 0	1	2	3	4	5	6	7	8		
addq %rcx, %r9	F	D	E1	E2	М	W					
addq %r9, %rbx		F	D	Ε1	E2	M	W				
addq %r9, %rbx			1	1			M				
addq %rax, %r9			F	D	Ε1	E2	M	W			
<pre>addq %rax, %r9</pre>			F	F	D'	E1	E2	М	W		
movq %r9, (%rbx)				F	D	E1	E2	М	W		
movq %r9, (%rbx)					F	D	E1	E2	М	W	
movq %rcx, %r9						F	D	E1	E2	М	W

last time

diminishing returns for pipelines

hazards

pipeline does not work because value not ready

stalling to resolve hazards insert no-operations to wait

forwarding

take value from elsewhere in pipeline replace value just read make decision using MUX

```
cmpq %r8, %r9
       ine LABEL
                   // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cvcle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                             М
ine LABEL
                                             Ε
                                                   W
(do nothing)
                                             D
                                                   М
(do nothing)
                                                   Е
xorq %r10, %r11
                                                   D
                                                        M
movq %r11, 0(%r12)
•••
```

```
cmpq %r8, %r9
       ine LABEL
                   // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                         compare sets flags E
ine LABEL
                                                   W
                                           D
(do nothing)
                                             D
                                                   М
(do nothing)
                                                   Е
                                                        W
xorq %r10, %r11
                                                   D
                                                        M
movq %r11, 0(%r12)
```

```
cmpq %r8, %r9
       ine LABEL
                  // not taken
       xorq %r10, %r11
       movq %r11, 0(%r12)
                            cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
ine LABEL compute if jump goes to LABED
(do nothing)
                                                 М
(do nothing)
                                                 Е
xorq %r10, %r11
                                                      M
mova %r11, 0(%r12)
```

```
cmpq %r8, %r9
       ine LABEL
                    // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                              М
ine LABEL
(do nothing)
                                                   М
(do nothing)
                                                   Е
xorq %r10, %r11
                              use computed result | F
                                                         M
mova %r11, 0(%r12)
```

making guesses

```
cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)
...
```

```
LABEL: addq %r8, %r9 imul %r13, %r14 ...
```

speculate (guess): jne won't go to LABEL

right: 2 cycles faster!; wrong: undo guess before too late

jXX: speculating right (1)

```
cmpq %r8, %r9
        ine LABEL
        xorq %r10, %r11
        movq %r11, 0(%r12)
        . . .
LABEL: addg %r8, %r9
        imul %r13, %r14
```

cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)

cycle # 0 1 2 3 4 5 6 7 8

F D E M W

F D E M W

F D E M W

F D E M W

•••

jXX: speculating wrong

```
cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
ine LABEL
                            D
xorq %r10, %r11
                            F
(inserted nop)
movg %r11, 0(%r12)
                              F
(inserted nop)
                                   F
LABEL: addg %r8, %r9
                                        М
                                   D
imul %r13, %r14
```

۲

jXX: speculating wrong

```
cycle # 0 1 2 3 4 5 6 7 8
cmpg %r8, %r9
ine LABEL
                          F
                             D
xorq %r10, %r11
                                  instruction "squashed"
(inserted nop)
movg %r11, 0(%r12)
                                  instruction "squashed"
(inserted nop)
                                     F
LABEL: addg %r8, %r9
                                        Е
                                          М
                                     D
imul %r13, %r14
```

8

"squashed" instructions


on misprediction need to undo partially executed instructions


mostly: remove from pipeline registers


more complicated pipelines: replace written values in cache/registers/etc.


static branch prediction


forward (target > PC) not taken; backward taken intuition: loops: LOOP: ... ie LOOP LOOP: ... ine SKIP LOOP imp LOOP SKIP LOOP:















11









to fetch stage 12






12


to fetch stage





prediction to fetch stage



prediction to fetch stage







collisions?

two branches could have same hashed PC nothing in table tells us about this versus direct-mapped cache: had *tag bits* to tell

is it worth it?

adding tag bits makes table *much* larger and/or slower but does anything go wrong when there's a collision?

collision results

- possibility 1: both branches usually taken no actual conflict prediction is better(!)
- possibility 2: both branches usually not taken no actual conflict prediction is better(!)
- possibility 3: one branch taken, one not taken performance probably worse

1-bit predictor for loops

predicts first and last iteration wrong

example: branch to beginning — but same for branch from beginning to end

everything else correct

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional jump misprediction rate for i\% 3 == 0?
int i = 0;
while (true) {
  if (i % 3 == 0)
    goto next;
next:
  i += 1:
  if (i == 50)
    break;
```

use 1-bit predictor on this loop executed in outer loop (not shown) many, many times

what is the conditional jump misprediction rate for i % 3 == 0?

```
int i = 0;
while (true) {
                                         branch pred
                                                       outcome
                                                                 correct?
  if (i \% 3 == 0)
                                                ???
                                         mod 3
                                                                 777
     goto next;
                                   1 mod 3 T F F mod 3 F T T ... ... ... ...
                                                                 no
                                                                yes
next:
                                                                 no
  i += 1;
  if (i == 50)
     break;
```

use 1-bit predictor on this loop executed in outer loop (not shown) many, many times

what is the conditional jump misprediction rate for i% 3 == 0?

```
int i = 0;
while (true) {
                                        branch pred
                                                     outcome
                                                              correct?
  if (i \% 3 == 0)
                                              ??? T
                                        mod 3
                                                              777
    goto next;
                                   1 mod 3 T F
2 mod 3 F F
3 mod 3 F T
                                                              no
                                                              yes
next:
                                                              no
  i += 1;
  if (i == 50)
    break;
```

use 1-bit predictor on this loop executed in outer loop (not shown) many, many times

```
what is the conditional jump misprediction rate for i \% 3 == 0?
```

```
int i = 0;
while (true) {
                                        branch pred
                                                     outcome
                                                              correct?
  if (i \% 3 == 0)
                                              ??? T
                                        mod 3
                                                              777
    goto next;
                                  1 mod 3 T F
2 mod 3 F F
3 mod 3 F T
                                                              no
                                                              yes
next:
                                                              no
  i += 1;
  if (i == 50)
    break;
```

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional jump misprediction rate for i == 50?
int i = 0;
while (true) {
  if (i % 3 == 0)
    goto next;
next:
  i += 1:
  if (i == 50)
    break;
```

exercise (full)

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional jump misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0)
    goto next;
next:
  i += 1:
  if (i == 50)
    break;
```

exercise (full)

use 1-bit predictor on this loop executed in outer loop (not shown) many, many times

what is the conditional jump misprediction rate?

```
int i = 0;
while (true) {
  if (i \% 3 == 0)
    goto next;
next:
  i += 1;
  if (i == 50)
    break;
```

exercise (full)

```
use 1-bit predictor on this loop executed in outer loop (not shown) many, many times
```

what is the conditional jump misprediction rate?

```
int i = 0;
while (true) {
  if (i \% 3 == 0)
    goto next;
next:
  i += 1;
  if (i == 50)
    break;
```

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ Ν

Ν

Ν

3

4

48

49

49

50


0

```
predicted
branch
                  outcome
mod 3
```

$$mod 3$$
 ??? T ???
== 50 ??? N ???

N

correct?



i += 1;

overall: 64/100

int i = 0;

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)





mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

3

4

48

49

49

50

```
predicted
branch
                  outcome
mod 3
       ???
== 50
```

N

Ν

Ν


Ν

N



int i = 0;







correct?

break: correct for i=2,3,...,48 (48/50)

overall: 64/100

while (true) {

mod 3: correct for i=2,5,8,...,49 (16/50)

???

== 50

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

3

4

48

49

49

50

```
predicted
branch
                  outcome
mod 3
       ???
```

???

N

N

Ν

Ν


Ν


```
Ν
N
```

correct?

overall: 64/100


int i = 0;





mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)



== 50

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ Ν

Ν

Ν

3

4

48

49

49

50

0

predicted branch outcome mod 3 ???

???

Ν N N

N N N N

N

N

if (i == 50) break;

next: i += 1;

while (true) {

int i = 0;

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

if (i % 3 == 0) goto next;

correct?

???

???

overall: 64/100

== 50

mod 3

== 50

mod 3

== 50

mod 3

==50

mod 3

== 50

mod 3

== 50

mod 3 EΛ

3

4

48

49

49

50

0

```
predicted
branch
                  outcome
mod 3
       ???
```

N

Ν

N

Ν


Ν

Ν

correct?







overall: 64/100

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)





branch target buffer

will happen in more complex pipelines

what if we can't decode LABEL from machine code for jmp LABEL or jle LABEL fast?

what if we can't decode that there's a RET. CALL, etc. fast?

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••			•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

•

0x400031: ret

•••

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	••	•••			•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

. .

0x400031: ret

1

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••		•••	•••	•••
0xFF	1	0x3FF	8	CALL	0×404033	•••

valid	
1	•••
0	•••
0	
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

•

0x400031: ret

•••

indirect branch prediction

```
jmp *%rax or jmp *(%rax, %rcx, 8)
```

BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps good for polymophic method calls

table lookup with Hash(last few jmps) instead of Hash(this jmp)

beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

•••

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8
      9
      10
      11

      mov 0(%rbx), %r8
      F
      D
      R
      I
      E
      M
      M
      M
      W
      C

      sub %r8, %r9
      F
      D
      R
      I
      E
      W
      C

      add %r10, %r11
      F
      D
      R
      I
      E
      W
      C

      xor %r12, %r13
      F
      D
      R
      I
      E
      W
      C
```

•••

interlude: real CPUs

modern CPUs:

execute multiple instructions at once

execute instructions out of order — whenever values available

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

read-after-write examples (1)

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      D
      E
      M
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W</t
```

normal pipeline: two options for %r8? choose the one from *earliest stage* because it's from the most recent instruction

read-after-write examples (1)
out-of-order execution:

%r8 from earliest stage might be from *delayed instruction* can't use same forwarding logic addq %r12, %r8 cvcle # 0 1 2 3 4 5 6 7 8 addg %r10, %r8 movg %r8, (%rax) movq \$100, %r8 addq %r13, %r8

register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)


```
addq %r10, %r8 | addq %r10, %r8_{v1} \rightarrow %r8_{v2} addq %r11, %r8 | addq %r11, %r8_{v2} \rightarrow %r8_{v3} addq %r12, %r8 | addq %r12, %r8_{v3} \rightarrow %r8_{v4}
```

read different version than the one written represent with three argument psuedo-instructions

forwarding a value? must match version exactly

for now: version numbers

later: something simpler to implement




```
cycle # 0 1 2 3 4 5 6 7 8
addq %r10, %r8
                                 DE
movq %r8, (%rax)
movq %r11, %r8
                       F D E M W
movg %r8, 8(%rax)
movq $100, %r8
                          FDEM
addq %r13, %r8
```

out-of-order execution:

if we don't do something, newest value could be overwritten!

```
cycle # 0 1 2 3 4 5 6 7 8
addg %r10, %r8
movg %r8, (%rax)
movq %r11, %r8
                        F D E M W
movq %r8, 8(%rax)
movq $100, %r8
                           F D E
addq %r13, %r8
```

two instructions that haven't been started could need *different versions* of %r8!



keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register


called register renaming


register renaming

rename architectural registers to physical registers


different physical register for each version of architectural track which physical registers are ready

compare physical register numbers to do forwarding







branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches




register renaming done here stage needs to keep mapping from architectural to physical names



instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)




read from much larger register file and handle forwarding register file: typically read 6+ registers at a time (extra data paths wires for forwarding not shown)




many execution units actually do math or memory load/store some may have multiple pipeline stages


some may take variable time (data cache, integer divide...)



writeback results to physical registers register file: typically support writing 3+ registers at a time




new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again



commit stage also handles branch misprediction reorder buffer tracks enough information to undo mispredicted instrs.

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                      RIEW
addg %r02, %r05
                 F D R
                           TF
addg %r03, %r04
cmpg %r04, %r08
                             I E W
jne ...
                          R
                               IE
                                    W
addg %r01, %r05
                        D R
                            I E
                                  W
addg %r02, %r05
                        F D
                             RIE
                                    W
addq %r03, %r04
                            R
                                  IE
                          D
                                      W
cmpg %r04, %r08
                                    T E
                                         W
```



```
cycle #
                    0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                               E W
addq %r02, %r05
addg %r03, %r04
                                   issue instructions
cmpg %r04, %r08
                                   (to "execution units")
                                    when operands ready
jne ...
                              R
addg %r01, %r05
                                    E
                                       W
addg %r02, %r05
                              D
                                         W
addq %r03, %r04
                                 R
cmpg %r04, %r08
```

```
cycle # 0 1 2 3 4 5 6 7 8 9
addq %r01, %r05 FDRIEW
commit instructions in order waiting until next complete
addg %r01, %r05
                                  W
addg %r02, %r05
                                  F
                                    W
addq %r03, %r04
                                    Ε
cmpg %r04, %r08
```

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                      RIEW
addg %r02, %r05
                 F D R
                           TF
addg %r03, %r04
cmpg %r04, %r08
                             I E W
jne ...
                          R
                               IE
                                    W
addg %r01, %r05
                        D R
                            I E
                                  W
addg %r02, %r05
                        F D
                             RIE
                                    W
addq %r03, %r04
                            R
                                  IE
                          D
                                      W
cmpg %r04, %r08
                                    T E
                                         W
```

register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state

original

renamed

```
add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...
```

$\operatorname{arch} \to \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18	
%x20	
%x21	
%x23	
%x24	
•••	

register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

arch —	→ phys register map
%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed table for architectural (external) and physical (internal) name (for next instr. to process)

%x	1	8
%x	2	0
%х	2	1
%х	2	3
%х	2	4
•••		

register renaming state

original


add %r10, %r8 -- add %r11, %r8 -- add %r12, %r8 --

$\operatorname{arch} o \operatorname{phys}$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%×07
%r12	%x05
•••	•••

renamed

list of available physical registers added to as instructions finish




original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••




```
original
add %r10, %r8 add %x19, %x13 \rightarrow %x18
add %r11, %r8
add %r12, %r8
```

```
renamed
```

$arch \rightarrow phys register map$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18	
%x20	
%x21	
%x23	
%x24	
•••	

original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq \$100, %r8
addq %r11, %r8

%x05

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

		_	
%rax	%x04		
%rcx	%x09		
•••	•••		
%r8	%x13		
%r9	%x17		
%r10	%x19		
0/r11	0/v07		

regs %x18 %x20 %x21 %x23

free

renamed

%x24 ...

```
original
addq %r10, %r8
movg %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addg %r11, %r8
```

%x05

%r12

 $arch \rightarrow phys register map$

	. , , , ,
%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07

free regs

renamed

addg %x19, %x13 \rightarrow %x18

```
original
                                       renamed
addq %r10, %r8
                        addg %x19, %x13 \rightarrow %x18
movg %r8, (%rax)
                        movg %x18, (%x04) \rightarrow (memory)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addg %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

	1 7 0 1
	%x04
%rcx	%x09
•••	•••
	%x13 %x18
	%x17
	%x19
%r11	%x07

%r12

%x05

free regs

```
renamed
        original
addq %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
                         movg %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subq %r8, %r11
movg 8(%r11), %r11
mova $100, %r8
addq %r11, %r8
     arch \rightarrow phys register map
%rax
       %x04
%rcx
       %x09
       %x13%x18
%r8
%r9
       %x17
                                          %x21
%r10
                                           %x23
       %x19
%r11
                                          %x24
       %x07
```

%r12

%x05

could be that %rax = 8+%r11 could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
```

addg %r11, %r8

%x05

%r12

renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20

 $\mathsf{arch} \to \mathsf{phys} \; \mathsf{register} \; \mathsf{map}$

%rax %x04
%rcx %x09
... ...
%r8 %x13%x18
%r9 %x17
%r10 %x19
%r11 %x07%x20

free regs

%x18 %x20 %x21

%x23 %x24

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq $(%r11), %r11 movq $(%x20), (memory) \rightarrow %x21 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys}$ register map

		p, c	,p
%rax	%x04		
%rcx	%x09		
•••	•••		
%r8	%x13	%x18	
%r9	%x17	•	
%r10	%x19		
%r11	%x07	%x20 %x21	1
%r12	%x05		

free regs %x18 %x20 %x21 %x23 %x24

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq $(%r11), %r11 movq $(%x20), (memory) \rightarrow %x21 movq $100, %r8 addq %r11, %r8
```

 $\operatorname{arch} o \operatorname{phys} \operatorname{register} \operatorname{map}$

		hulle regions mak
%rax	%x0	4
%rcx	%x0	9
•••	•••	
%r8	%x1	3%x18 %x23
%r9	%x1	.7
%r10	%x1	9
%r11	%x0	7%x20 %x21
%r12	%x0	5

free regs %x18 %x20 %x21 %x23 %x24

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq 8(%r11), %r11 movq $100, %r8 movq $100 \rightarrow %x23 addq %r11, %r8 addq %x21, %x23 \rightarrow %x24
```

 $\operatorname{arch} o \operatorname{phys}$ register map

-	
%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x23%x24
%r9	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05

free regs %x18 %x20 %x21 %x23

backup slides

beyond local 1-bit predictor

can predict using more historical info

whether taken last several times \rightarrow predict taken several times \rightarrow predict taken

pattern of how taken recently

example: if last few are T, N, T, N, T, N; next is probably T makes two branches hashing to same entry not so bad

outcomes of last N conditional jumps ("global history") take into account conditional jumps in surrounding code example: loops with if statements will have regular patterns

predicting ret: ministack of return addresses

predicting ret — ministack in processor registers push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers


baz return address
bar return address
foo return address

(partial?) stack in CPU registers

stack in memory

4-entry return address stack

4-entry return address stack in CPU



next saved return address from call

on call: increment index, save return address in that slot

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

pipeline with different hazards

```
example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

// 4 stage // 5 stage

addq %rax, %r8 // // W

subq %rax, %r9 // W // M

xorq %rax, %r10 // EM // E

andq %r8, %r11 // D // D
```

addq/andq is hazard with 5-stage pipeline addq/andq is **not** a hazard with 4-stage pipeline

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

performance

hypothetical instruction mix

kind	portion	cycles (predict not-taken)	cycles (stall)
taken jXX	3%	3	3
non-taken jXX	5%	1	3
others	92%	1*	1*

performance

hypothetical instruction mix

kind	portion	cycles (predict not-taken)	cycles (stall)
taken jXX	3%	3	3
non-taken jXX	5%	1	3
others	92%	1*	1*

predict:
$$3 \times .03 + 1 \times .05 + 1 \times .92 = \frac{1.06 \text{ cycles/instr.}}{1.06 \text{ cycles/instr.}}$$
 stall: $3 \times .03 + 3 \times .05 + 1 \times .92 = \frac{1.16 \text{ cylces/instr.}}{1.09} \approx 1.09 \times \text{faster}$

hazards versus dependencies

dependency — X needs result of instruction Y?

has potential for being messed up by pipeline
(since part of X may run before Y finishes)

hazard — will it not work in some pipeline?

before extra work is done to "resolve" hazards

multiple kinds: so far, data hazards

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

```
addq %rax, %rbx

subq %rax, %rcx

movq $100, %rcx

addq %rcx, %rl0

addq %rbx, %r10
```

beyond 1-bit predictor

devote more space to storing history

main goal: rare exceptions don't immediately change prediction

example: branch taken 99% of the time

1-bit predictor: wrong about 2% of the time


1% when branch not taken

1% of taken branches right after branch not taken

new predictor: wrong about 1% of the time


1% when branch not taken

2-bit saturating counter






2-bit saturating counter



value increases to 'strongest' taken value

2-bit saturating counter



branch almost always taken, then not taken once: still predicted as taken

example

	0x40041B	movq \$4,%rax
: >	0x400423	• • •
	0x400429	decq %rax
	0x40042A	jz 0x400423
	0x40042B	• • •

iter.	table	prediction	outcome	table
	before	prediction		after
1	01	not taken	taken	10
2	10	taken	taken	11
3	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11
2	11	taken	taken	11
3	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11

generalizing saturating counters

2-bit counter: ignore one exception to taken/not taken

3-bit counter: ignore more exceptions

 $000 \leftrightarrow 001 \leftrightarrow 010 \leftrightarrow 011 \leftrightarrow 100 \leftrightarrow 101 \leftrightarrow 110 \leftrightarrow 111$

000-011: not taken

100-111: taken

exercise

```
use 2-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

exercise soln (1) branch

mod 3

break

mod 3

L

3

3

4

48

49

49

50

0

```
predicted
          outcome
01 (N)
```

N

Ν

N

N

Ν

01 (N)

10 (T)

00 (N)

01 (N)

00 (N)

00 (N)

00 (N)

00 (N)

00 (N)

01 (N)

00 (N)

00 (N)

 $\Omega_1 (NI)$

correct?

int i = 0; next:

(33/50)

(49/50)

i += 1;

overall: 82/100 while (true) {

if (i == 50) break;

break: correct for i=2,3,...,48

mod 3: correct for i=1,2,4,5,7,8,...,49

mod 3: ends up always predicting not ta

break: ends up always predicting not tal


if (i % 3 == 0) goto next;


53


branch patterns


```
i = 4;
do {
     i -= 1;
} while (i != 0);
typical pattern for jump to top of do-while above:
TTTN TTTN TTTN TTTN...(T = taken, N = not taken)
goal: take advantage of recent pattern to make predictions
just saw 'NTTTNT'? predict T next
```


'TNTTTN'? predict T; 'TTNTTT'? predict N next
















recent pattern to prediction?


just saw TTTTTT: predict T


easy cases:


```
iust saw NNNNNN: predict N
just saw TNTNTN: predict T
hard cases:
    predict T? loop with many iterations
    (NTTTTTTTNTTTTTTTTTT...)
    predict T? if statement mostly taken
      TTTNTTNTTTTTTTTTNTTTT...)
```





























local patterns and collisions (1)

```
i = 10000;
do {
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 1
    ...
} while (i-- != 0); // BRANCH 2
```

what if branch 1 and branch 2 hash to same table entry?

local patterns and collisions (1)

```
i = 10000;
do {
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 1
} while (i-- != 0); // BRANCH 2
what if branch 1 and branch 2 hash to same table entry?
pattern: TNTNTNTNTNTNTNTNT...
actually no problem to predict!
```

local patterns and collisions (2)

```
i = 10000;
do {
    if (i % 2 == 0) goto skip; // BRANCH 1
        ...
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 2
skip: ...
} while (i-- != 0); // BRANCH 3
```

what if branch 1 and branch 2 and branch 3 hash to same table entry?

local patterns and collisions (2)

```
i = 10000;
do {
    if (i % 2 == 0) goto skip; // BRANCH 1
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 2
skip: ...
} while (i-- != 0); // BRANCH 3
what if branch 1 and branch 2 and branch 3 hash to same table
entry?
pattern: TTNNTTNNTTNNTTNNTT
also no problem to predict!
```

local patterns and collisions (3)

```
i = 10000;
do {
    if (A) goto one // BRANCH 1
one:
    if (B) goto two // BRANCH 2
two:
    if (A or B) goto three // BRANCH 3
    if (A and B) goto three // BRANCH 4
three:
    ... // changes A, B
} while (i-- != 0);
what if branch 1-4 hash to same table entry?
```

global history predictor: idea

one predictor idea: ignore the PC

just record taken/not-taken pattern for all branches

lookup in big table like for local patterns

outcome global history predictor (1) from branch history register commit(?) pat counter NNNN 00 **NNNT** 00 NTTT 10 TNNN 01 **TNNT** 10

TNTN

TTTN

TTTT

11


10

11

prediction

to fetch stage

global history predictor (1)



} whil	e (i	- != 0));				TTTN	10	▼ prediction
iter./ branch	history before	counter before	predict	outcome	counter after	history after	_TTTT	11	to fetch stage
0/mod 2	NTTT	10	taken	taken	11	TTTT			
0/loop	TTTT			taken		TTTT			
1/mod 2	TTTT			not taken		TTTN			
1/error	TTTN			not taken		TTNN			
1/loop	TNNT			taken		NNTT			62


outcome

from

correlating predictor

global history and local info good together


one idea: combine history register + PC ("gshare")



mixing predictors

different predictors good at different times

one idea: have two predictors, + predictor to predict which is right predictor for



64

loop count predictors (1)

```
for (int i = 0; i < 64; ++i)
    ...
can we predict this perfectly with predictors we've seen
yes — local or global history with 64 entries</pre>
```

but this is very important — more efficient way?

loop count predictors (2)

loop count predictor idea: look for NNNNNNT+repeat (or TTTTTTN+repeat)

track for each possible loop branch:

how many repeated Ns (or Ts) so far how many repeated Ns (or Ts) last time before one T (or N) something to indicate this pattern is useful?


known to be used on Intel

benchmark results

from 1993 paper
(not representative of modern workloads?)
rate for conditional branches on benchmark
variable table sizes


2-bit ctr + local history

from McFarling, "Combining Branch Predictors" (1993)




2-bit (bimodal) + local + global hist

from McFarling, "Combining Branch Predictors" (1993)



global + hash(global+PC) (gshare/gselect)

from McFarling, "Combining Branch Predictors" (1993)



real BP?

details of modern CPU's branch predictors often not public

Google Project Zero blog post with reverse engineered details

```
https:
//googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html
for RE'd BTB size:
```

https://xania.org/201602/haswell-and-ivy-btb

reverse engineering Haswell BPs

```
branch target buffer
```

```
4-way, 4096 entries ignores bottom 4 bits of PC? hashes PC to index by shifting + XOR seems to store 32 bit offset from PC (not all 48+ bits of virtual addr)
```

indirect branch predictor

like the global history + PC predictor we showed, but... uses history of recent branch addresses instead of taken/not taken keeps some info about last 29 branches

what about conditional branches??? loops???

couldn't find a reasonable source


exercise: static prediction

```
.global foo
foo:
   xor %eax, %eax // eax <- 0</pre>
foo loop top:
   test $0x1, %edi
   je foo_loop_bottom // if (edi & 1 == 0) goto for_loop_bottom
   add %edi, %eax
foo_loop_bottom:
   jg for_loop_top // if (edi > 0) goto for_loop_top
    ret
suppose \%edi = 3 (initially)
and using forward-not-taken, backwards-taken strategy:
```

how many mispreditions for je? for jg?


backup slides

data flow model and limits (1)



75

data flow model and limits (1)





with pipelined, 5-cycle latency multiplier; how long does each take to compute?


$$((a \times b) \times c) \times d$$


$$(a \times b) \times (c \times d)$$

imulq %rbx, %rax
imulq %rcx, %rdx
imulq %rdx, %rax









Intel Skylake 000 design

- 2015 Intel design codename 'Skylake'
- 94-entry instruction queue-equivalent
- 168 physical integer registers
- 168 physical floating point registers
- 4 ALU functional units but some can handle more/different types of operations than others

but pipelined: supports multiple pending cache misses in parallel

1 store functional unit

2 load functional units

1 Store functional uni

indirect branch prediction

```
jmp *%rax or jmp *(%rax, %rcx, 8)
```

BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps good for polymophic method calls

table lookup with Hash(last few jmps) instead of Hash(this jmp)

an OOO pipeline diagram

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                      RIEW
addg %r02, %r05
                 F D R
                           TF
addg %r03, %r04
cmpg %r04, %r08
                             I E W
jne ...
                          R
                                IE
                                    W
addg %r01, %r05
                        D R
                            I E
                                  W
addg %r02, %r05
                         F D
                             RIE
                                    W
addq %r03, %r04
                            R
                                  IE
                           D
                                       W
cmpg %r04, %r08
                                    T E
                                         W
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19
%x23
••
•••

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19
%x23
•••
•••

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
31	0x129f	%rax / %x12		

reorder buffer contains instructions started, but not fully finished new entries created on rename

 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19 %x23 reorder buffer (ROB)



place newly started instruction at end of buffer remember at least its destination register

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

reorder buffer (ROB)

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	•••

free list

%x19
%x23
•••
•••

remove	num.	PC	dest. reg	done	except?
here →	14	0x1233	%rbx / %x23		
on commit	15	0x1239	%rax / %x30		
	16	0x1242	%rcx / %x31		
	17	0x1244	%rcx / %x32		
	18	0x1248	%rdx / %x34		
	19	0x1249	%rax / %x38		
	20	0x1254	PC		
	21	0x1260	%rcx / %x17		
		•••			
add here	31	0x129f	%rax / %x12		
-	32	0x1230	%rdx / %x19		
on rename					

 $next\ renamed\ instruction\ goes\ in\ next\ slot,\ etc.$


 $\begin{array}{c} {\sf arch} \, \to \, {\sf phys} \, \, {\sf reg} \\ {\sf for} \, \, {\sf new} \, \, {\sf instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	

free list

%x19
%x23
•••
•••

reorder buffer (ROB)



 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

arch.	phys.		
reg	reg		
%rax	%x12		
%rcx	%x17		
%rbx	%x13		
%rdx	%x07 %x19		
•••			

free list

%x19	
%x13	
•••	
••	

reorder buffer (ROB)

remove here → on commit

instr num.	PC	dest.	done?	mispred? except?	
14	0x1233	%rbx	/ %x24		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
	•••				
31	0x129f	%rax	/ %x12		

 $\begin{array}{c} {\sf arch} \to {\sf phys.} \ \, {\sf reg} \\ {\sf for} \ \, {\sf new} \ \, {\sf instrs} \end{array}$

arch.	phys.		
reg	reg		
%rax	%x12		
%rcx	%x17		
%rbx	%x13		
%rdx	%x07 %x19		
•••			

free list

%x19 %x13 ... remove here → on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? , except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12		✓

instructions marked done in reorder buffer when computed

but not removed ('committed') yet

 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs


reorder buffer (ROB)

for d	→ phys reg committed . phys.	here → on commit	15 16 17	0x1233 0x1239 0x1242 0x1244	%rax %rcx	/ %x30 / %x31	√	
for c	phys.	on commit	16 17	0x1242 0x1244	%rcx	/ %x31	√	
arch.	phys.	on comme	17	0×1244		<u>'</u>	√	
X ± 5	-			_	%rcx	/ %x32		
X ± 5	-		1.0					1
reg	roo		18	0x1248	%rdx	/ %x34	/	
	reg		19	0x1249	%rax	/ %x38	√ ·	
%rax	%x30		20	0x1254		,	<u> </u>	
%rcx	%x28		21	0x1260		/ %x17		
%rbx	%x23					, .		
%rdx	%x21		31	0x129f	%rax	/ %x12		/
•••	•••		01	OXIZI		7 10/122		V
mmit stag			sical	registe	r ma	ір		
r	•	nmit stage tracks arc	mmit stage tracks architectural to phy	mmit stage tracks architectural to physical	mmit stage tracks architectural to physical registe	mmit stage tracks architectural to physical register ma	mmit stage tracks architectural to physical register map	

arch \rightarrow phys. reg for new instrs

reorder buffer (ROB)

81



reorder buffer: on commit

and remove instr. from reorder buffer

 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

reorder buffer (ROB)

arch.	phys.				instr num.	PC	dest.	reg	done?	mispred? / except?
reg	reg				14	0×1233	%rbx	/ %x24	y	·
%rax	%x12	arch -	ightarrow phys reg	remove here				/ %x30	•	,
%rcx	%x17	for c	for committed 1	16	0×1242	%rcx	/ %x31	/		
%rbx	%x13			17	0×1244	%rcx	/ %x32			
%rdx	%x07 %x19	arcn.	phys.		18	0×1248	%rdx	/ %x34	/	
•••	•••	reg	reg		19	0×1249	%rax	/ %x38	√	
		%rax	rax %x30 2	20	0×1254	PC	,			
ree lis	t	%rcx	%x28 %x23 %x24	21	0×1260	%rcx	/ %x17			
	1	%rbx					,			
%x19 %x13 %x23 when		%rdx	%x21		31	0x129f	%rax	/ %x12		✓
		•••			32			/ %x19		
		next-to	-commit ir	nstruction is done				<u>, </u>		
	update this register map and free register list			r list						

8

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
•••	•••

free list

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
	•••

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	√	
15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	V	
17	0×1244	%rex / %x32	√	
18	0×1248	%rdx / %x34	V	
19	0×1249	%rax / %x38	·	
20	0x1254	PC	√	√
21	0x1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	√	
32	0x1230	%rdx / %x19		

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%×17
%rbx	%x13
%rdx	%x19
•••	•••

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
•••	

reorder buffer (ROB)

			(- /
instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	V	
15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	V	
17	0×1244	%rex / %x32	√	
18	0x1248	%rdx / %x34	V	
19	0x1249	%rax / %x38	V	
20	0x1254	PC	✓	✓
21	0×1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	✓	


0x1230 %rdx / %x19

free list

%x19 %x13 ...

when committing a mispredicted instruction...

this is where we undo mispredicted instructions



reorder buffer (ROB)

			(,
instr num.	PC	dest. reg	done?	mispred? except?
14	0x1233	%rbx / %x24	√	
15	0×1239	%rax / %x30	V	
16	0×1242	%rex / %x31	·	
17	0×1244	%rex / %x32	·	
18	0×1248	%rdx / %x34	·	
19	0x1249	%rax / %x38	V	
20	0x1254	PC	√	√
21	0×1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		
giste	r map			


free list

%x19 %x13

•••

copy commit register map into rename register map so we can start fetching from the correct PC

82



reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	V	
15	0×1239	%rax / %x30	V	
	0×1242	%rex / %x31	V	
16 17	0×1244	%rex / %x32	V	
18	0x1248	%rdx / %x34	V	
19	0x1249	%rax / %x38	V	
20	0x1254	PC	√	√
21	0×1260	%rcx / %x17		
	 			

free list

%x19 %x13 ...

...and discard all the mispredicted instructions

(without committing them)


better? alternatives


can take snapshots of register map on each branch don't need to reconstruct the table (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction

need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer






free regs for new instrs


X23	

arch.	phys.
reg	reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07



/(1)	ai cii.	piigo.	done in
X23	reg	reg	committed in or
	RAX	X15	
	RCX	X17	
	RBX	X13	
	RBX	X07	
			new instrs added

	-	,	
18	0x1248	RDX / X34	
19	0x1249	RAX / X38	√
20	0x1254	R8 / X05	
21	0x1260	R8 / X06	



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
	1	

arch.	phys.	
reg	reg	
RAX	X21	

RCX


RBX RDX X2 X32

X48

X37

• • •	17	0X1244	RCX / X32	√
	18	0x1248	RDX / X34	
	19	0x1249	RAX / X38	✓
	20	0x1254	R8 / X05	
	21	0x1260	R8 / X06	

num.



719	ai Cii.	pilys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07


arch phys

Y10

	arch.	phys.	
	reg	reg	
	RAX	X21	
	RCX	X2 X32	
I	RBX	X48	
	RDX	X37	

17	0×1244	RCX / X32	v
18	0x1248	RDX / X34	
19	0x1249	RAX / X38	V
20	0x1254	R8 / X05	
21	0x1260	R8 / X06	


num.



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arch.	phys.	
reg	reg	
RAX	X21	
RCX	X2 X32	
RBX	X48	
RDX	X37	

instr num.	PC	dest. reg	done?	except?
		•••		
17	0×1244	RCX / X32	\checkmark	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	√
21	0x1260	R8 / X06		0.4




X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
	•••	

ai Cii.	pilys.
reg	reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34

arch nhys

nstr num.	PC	dest. reg	done?	except?
				
17	0×1244	RCX / X32	√	
18	0x1248	RDX·/·X34·····	√ ·····	
19	0x1249	RAX-/X38	√ ·····	
20	0x1254	R8 / X05	✓	\checkmark
21	0x1260	R8 / X06		0.4




free regs for new instrs			
	arch.	phys.	
X23	reg	reg	
	RAX	X38	
	RCX	X32	
	RBX	X48	
	RBX	X34	
		•••	

g	
1 X38	
X32	
8	
7 X34	

RCX

RBX

RDX




0×1254R8 / X05

0x1260R8 / X06

20

21

<
✓



RCX X32 RBX X48 RBX X34

X2 X32 X48 X37 X34

RBX


RDX

0×1249 RAX / X38

20

21

0×1254R8 / X05 0x1260R8 / X06




X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

arch.	value		
reg	value		
RAX	0x12343		
RCX	0x234543		
RBX	0x56782		

0xF83A4

RDX

num.	PC	dest. reg	aone
			
17	0×1244	RCX / X32	/
11	OXIZ II	,	v
18	0x1248	RDX / X34	\checkmark
19	0x1249	RAX / X38	✓
20	0x1254	R8 / X05	✓
21	0x1260	R8 / X06	



X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07

a. c	pyo.
reg	reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34

	instr num.	PC	dest. reg	done?	except
╽			•••		
·	17	0×1244	RCX / X32	√	
	18	0x1248	RDX / X34	√	
	19	0x1249	RAX / X38	√	
	20	0x1254	R8 / X05	✓	√
	21	0x1260	R8 / X06		

handling memory accesses?


one idea:


list of done + uncommitted loads+stores


execute load early + double-check on commit have data cache watch for changes to addresses on list if changed, treat like branch misprediction


loads check list of stores so you read back own values actually finish store on commit maybe treat like branch misprediction if conflict?


the open-source BROOM pipeline













better data-flow



better data-flow



better data-flow

