last time

```
single-cycle CPU review
      one possible CPU design that runs one instruction per cycle
      PC changes at beginning of cycle, cascades for other components to
      operation
pipelining idea
      laundry analogy
      opportunity: in single-cycle design, most components mostly idle
      assembly-line: step 1 of instr 1 then \{\text{step 2 of instr } 1 + \text{step 1 of instr} \}
     then \{\text{step 3 of instr } 1 + \text{step 2 of instr } 2 + \text{step 1 of instr 3} \} then ...
      adding registers to store values for each stage
pipelining limits
```

data hazards

time taken by new registers

uneven split of stages

some notes on the lab (1)

map/reduce division

I expected one loop

map strategy determines which items you do log(...) operation for reduce strategy determines how you do += to answer

okay to two loops, but often likely slower than original code

some notes on the lab (2)

why was atomic update reduce strategy slow?

processors need to take turns having accumulator (answer)
lots of synchronization time + mostly one thread works at a time
why was task queue strategy slow?

processors need to take turns grabbing index to use next
lots of synchronization time

what about few-to-many reduction with array?
 results[thread_id] +=
 problem: multiple thread values are in same cache block
 cores need to take turns having the block in their cache to write
 workaround: make results array be more spread out
 called "false sharing"

addq processor: data hazard

```
// initially %r8 = 800,
// %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```

			. /					,	/			
	fetch	tetc	h/decode	de	ecode/ex	ecute	execute	:/memory	memory	/writeback		
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB		
0	0×0		,			•		•				
1	0x2	8	9]								
2		9	8	800	900	9						
3			•	900	800	8	1700	9				
4						•	1700	8	1700	9		
5							-		1700	8		

addq processor: data hazard

```
// initially %r8 = 800,
// %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```

	fetch	fetc	h/decode	de	decode/execute ex		execute	execute/memory		/writeback
cycle	PC	rA	rB	R[rB	rB R[rB] rB sur		sum	rB	sum	rB
0	0x0		•			•		•	•	•
1	0x2	8	9	7						
2		9	8 г	800	900	9				
3			•	900	800	8	1700	9]	
4						_	1700	8	1700	9
5			shou	ld be	1700)		_	1700	8

data hazard

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```

step#	pipeline implementation	ISA specification
1	read r8, r9 for (1)	read r8, r9 for (1)
2	read r9, r8 for (2)	write r9 for (1)
3	write r9 for (1)	read r9, r8 for (2)
4	write r8 for (2)	write r8 ror (2)

pipeline reads older value...

instead of value ISA says was just written

data hazard compiler solution

```
addq %r8, %r9
nop
nop
addq %r9, %r8
one solution: change the ISA
     all addqs take effect three instructions later
     (assuming can read register value while it is being written back)
make it compiler's job
problem: recompile everytime processor changes?
```

data hazard hardware solution


```
addq %r8, %r9
// hardware inserts: nop
// hardware inserts: nop
addq %r9, %r8
how about hardware add nops?
called stalling
extra logic:
    sometimes don't change PC
    sometimes put do-nothing values in pipeline registers
```

opportunity


```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: addq %r9, %r8
```

	fetch	fetc	h/decode	de	decode/execute			execute/	memory	memory/v	writeback
cycle	PC	rA	rB	R[rB	R[rB R[rB] rB		sum	rB	sum	rB	
0	0×0		•		•	•			•		
1	0x2	8	9								
2		9	8	800	900	9	_		_		
3			•	900	800	8		1700	9		
4					1700	`	L	1700	8	1700	9
5		shou			ld be 1700					1700	8

exploiting the opportunity



exploiting the opportunity




opportunity 2

```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: nop
0x3: addq %r9, %r8
```

	fetch	fetch	/decode	decode/execute ex		execute/memory		memory/v	vriteback	
cycle	PC	rA	rB	R[rB	R[rB R[rB] rB sur		sum	rB	sum	rB
0	0×0		•	•	•	•	•	•	•	
1	0x2	8	9							
2	0x3			800	900	9				
3		9	8				1700	9		_
4			·	900	800	8			1700	9
5					1700		1700	9		
6		should be 1700							1700	9

exploiting the opportunity



exercise: forwarding paths

 cycle #
 0
 1
 2
 3
 4
 5
 6
 7
 8

 addq %r8, %r9
 F
 D
 E
 M
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W
 W

in subq, %r8 is _____ addq.

in xorq, %r9 is _____ addq.

in andq, %r9 is _____ addq.

in andq, %r9 is _____ xorq.

A: not forwarded from

B-D: forwarded to decode from $\{\mbox{execute},\mbox{memory},\mbox{writeback}\}$ stage of

cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, %r9	F	D	Ε	М	W					
subq %r9, %r11		F	D	Ε	М	W				
movq 4(%r11), %r10			F	D	Ε	М	W			
movq %r9, 8(%r11)				F	D	Ε	М	W		
xorq %r10, %r9					F	D	Ε	М	W	

cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, <mark>%r9</mark>	F	D	E۱	M	W					
subq <mark>%r9</mark> , %r11		F	D	Ε	М	W				
movq 4(%r11), %r10			F	D	Ε	М	W			
movq %r9, 8(%r11)				F	D	Ε	М	W		
xorq %r10, %r9					F	D	Ε	М	W	


cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, <mark>%r9</mark>	F	D	E۱	M	W					
subq <mark>%r9</mark> , %r11		F	D	Ε	М	W				
movq 4(%r11), %r10			F	D	Ε	М	W			
movq %r9, 8(%r11)				F	D	Ε	М	W		
xorq %r10, %r9					F	D	Ε	М	W	

cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, <mark>%r9</mark>	F	D	E۱	M	W					
subq %r9, %r11		F	D⁴	Ε	М	W				
movq 4(%r11), %r10			F							
movq <mark>%r9</mark> , 8(%r11)				F	D	Ε	М	W		
xorq %r10, %r9					F	D	Ε	М	W	

cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, %r9	F	D	Εl	М	W					
subq %r9, <mark>%r11</mark>		•	D							
movq 4(<mark>%r11</mark>), %r10				•			W			
movq %r9, 8(%r11)				F	D	Ε	М	W		
xorq %r10, %r9					F	D	Ε	М	W	


cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, %r9	F	:	: 1			:				
subq %r9, <mark>%r11</mark>			D							
movq 4(%r11), %r10							W			
movq %r9, 8(<mark>%r11</mark>)				F	D	Ε	М	W		
xorq %r10, %r9					F	D	Ε	М	W	

cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, %r9	:	:	Εl							
subq %r9, %r11		F	D	Εl	М	W				
movq 4(%r11), %r10							W			
movq %r9, 8(%r11)					:	:	М		:	
xorq <mark>%r10</mark> , %r9					F	D	Ε	М	W	




cycle #	0	1	2	3	4	5	6	7	8	
addq %r8, %r9	F	D	E۱	M	W					
subq %r9, %r11		F	D	E۱	М	W				
movq 4(%r11), %r10							W			
movq %r9, 8(%r11)							М			
xorq %r10, %r9					F	D	Ε	М	W	


multiple forwarding paths (1)




multiple forwarding paths (1)




multiple forwarding paths (2)




multiple forwarding paths (2)



multiple forwarding paths (2)




unsolved problem



combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

unsolved problem




combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

solveable problem


common for real processors to do this but our textbook only forwards to the end of decode

why can't we...



clock cycle needs to be long enough
to go through data cache AND
to go through math circuits!
(which we were trying to avoid by putting them in separate stages)

why can't we...



clock cycle needs to be long enough
to go through data cache AND
to go through math circuits!
(which we were trying to avoid by putting them in separate stages)

hazards versus dependencies

dependency — X needs result of instruction Y?

has potential for being messed up by pipeline
(since part of X may run before Y finishes)

hazard — will it not work in some pipeline?

before extra work is done to "resolve" hazards
multiple kinds: so far, data hazards

ex.: dependencies and hazards (1)

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved with forwarding?

ex.: dependencies and hazards (1)

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved with forwarding?

ex.: dependencies and hazards (1)

```
addq %rax, %rbx
subq %rax, %rcx
movq $100, %rcx
addq %rcx, %r10
addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved with forwarding?

ex.: dependencies and hazards (1)

```
addq %rax, %rbx

subq %rax, %rcx

movq $100, %rcx

addq %rcx, %r10

addq %rbx, %r10
```

where are dependencies? which are hazards in our pipeline? which are resolved with forwarding?

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback

// 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
```

pipeline with different hazards

```
example: 4-stage pipeline:
fetch/decode/execute+memory/writeback
              // 4 stage // 5 stage
addq %rax, %r8 // // W
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
addg/andg is hazard with 5-stage pipeline
addq/andq is not a hazard with 4-stage pipeline
```

pipeline with different hazards

```
example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

// 4 stage // 5 stage

addq %rax, %r8 // // W

subq %rax, %r9 // W // M

xorq %rax, %r10 // EM // E

andq %r8, %r11 // D // D
```

more hazards with more pipeline stages

split execute into two stages: F/D/E1/E2/M/W

result only available near end of second execute stage

where does forwarding, stalls occur?

cycle #	0	1	2	3	4	5	6	7	8	
(1) addq %rcx, %r9	F	D	E1	E2	М	W				
(2) addq %r9, %rbx										
(3) addq %rax, %r9										
(4) movq %r9, (%rbx)										
(5) movq %rcx, %r9										

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9 addq %r9, %rbx	F	D	E1	E2	M	W				
addq %rax, %r9										
movq %r9, (%rbx)										

cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9	F	D	E1	E2	М	W			
addq %r9, %rbx		F	D	E1	E2	М	W		
addq %rax, %r9			F	D	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	М	W

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9	F	D	E1	E2	М	W				
addq %r9, %rbx		F	D	E1	E2	М	W			
addq %r9, %rbx		F	D	D	E1	E2	М	W		
addq %rax, %r9			F	D	E1	E2	M	W		
addq %rax, %r9			F	F	D	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	M	\mathbb{W}	
movq %r9, (%rbx)					F	D	E1	E2	M	W

cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9	F	D	E1	E2	М	W				
addq %r9, %rbx		F	D	E1	E2	М	W			
addq %r9, %rbx		F	D	D	E1	E2	М	W		
addq %rax, %r9			F	D	E1	E2	M	W		
addq %rax, %r9			F	F	D	E1	E2	М	W	
movq %r9, (%rbx)				F	D	E1	E2	M	\mathbb{W}	
movq %r9, (%rbx)					F	D	E1	E2	M	W

cycle #	0	1	2	3	4	5	6	7	8		
addq %rcx, %r9	F	D	E1	E2	М	W					
addq %r9, %rbx		F	D	E1	E2	М	W				
addq %r9, %rbx		F	D	D	E1	E2	М	W			
addq %rax, %r9	:		F	D	E1	E2	М	W			
addq %rax, %r9			F	F	D	E1	E2	М	W		
movq %r9, (%rbx)				F	D	E1	E2	М	W		
<pre>movq %r9, (%rbx)</pre>					F	D	E1	E2	М	W	
movq %rcx, %r9						F	D	E1	E2	М	W

control hazard

0x00: cmpq %r8, %r9

0x08: je 0xFFFF

0x10: addq %r10, %r11

	fetch	fetch-	decode ·	decode-	→execut	execute→writel	execu	te→writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
0	0×0								
1	0x8	8	9						
2	???			800	900				
3	???					less than			

control hazard

0x00: cmpq %r8, %r9

0x08: je 0xFFFF

0x10: addq %r10, %r11

	fetch	fetch-	decode d	lecode-	→execute	executewritel	execu	te→writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
Θ	0×0		•					•	
1	9×8	9	9						
2	???			800	900				
3	???					less than			

0xFFFF if R[8] = R[9]; 0x10 otherwise

```
cmpq %r8, %r9
       ine LABEL
                     // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                              М
ine LABEL
                                              Ε
                                                 М
                                           D
                                                   W
(do nothing)
                                                   М
(do nothing)
                                                    Е
                                                         W
xorg %r10, %r11
                                                   D
                                                         М
                                                            W
movg %r11, 0(%r12)
•••
```

```
cmpq %r8, %r9
       ine LABEL
                     // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                          compare sets flags | E
ine LABEL
                                              Ε
                                           D
                                                 М
                                                    W
(do nothing)
                                                    М
(do nothing)
                                                    Е
                                                         W
xorg %r10, %r11
                                                    D
                                                         М
                                                            W
movg %r11, 0(%r12)
```

```
cmpq %r8, %r9
       ine LABEL // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                            cycle # 0 1 2 3 4 5 6 7 8
cmpg %r8, %r9
ine LABEL
                  compute jump goes to LABED
(do nothing)
                                                  М
(do nothing)
                                                  Е
                                                       W
xorg %r10, %r11
                                                  D
                                                       М
                                                          W
movg %r11, 0(%r12)
```

```
cmpq %r8, %r9
       ine LABEL
                     // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                              М
ine LABEL
                                              Е
                                                    W
(do nothing)
                                                    М
(do nothing)
                                                    Ε
                                                         W
xorg %r10, %r11
                              use computed result | F
                                                         М
                                                            W
movq %r11, 0(%r12)
```

making guesses

```
cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)
...
```

```
LABEL: addq %r8, %r9 imul %r13, %r14 ...
```

speculate (guess): jne won't go to LABEL

right: 2 cycles faster!; wrong: undo guess before too late

jXX: speculating right (1)

•••

```
cmpq %r8, %r9
       ine LABEL
       xorq %r10, %r11
       movg %r11, 0(%r12)
        . . .
LABEL: addg %r8, %r9
       imul %r13, %r14
        . . .
                               cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                             Е
                                                М
                                          D
jne LABEL
                                                Ε
xorq %r10, %r11
                                                D
                                                      М
movq %r11, 0(%r12)
                                                      Е
```

jXX: speculating wrong

```
0 1 2 3 4 5 6 7 8
               cycle #
cmpq %r8, %r9
ine LABEL
                               Е
                            D
                                    W
xorq %r10, %r11
                            F
                               D
(inserted nop)
movq %r11, 0(%r12)
                               F
(inserted nop)
                                    Е
                                         W
LABEL: addq %r8, %r9
                                         М
                                    D
imul %r13, %r14
```

29

jXX: speculating wrong

```
cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
ine LABEL
                          F
                             D
xorq %r10, %r11
                               D instruction "squashed"
(inserted nop)
movq %r11, 0(%r12)
                                  instruction "squashed"
(inserted nop)
                                     Е
                                          W
LABEL: addq %r8, %r9
                                          М
                                     D
imul %r13, %r14
```

29

"squashed" instructions

on misprediction need to undo partially executed instructions

mostly: remove from pipeline registers

more complicated pipelines: replace written values in cache/registers/etc.

performance

hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
others	92%	1*	1*

performance

hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
others	92%	1*	1*

exercise: control hazard timing+forwarding?

- (2) jne foo (not taken)
- (3) **subq** %rax, %r9
- (4) call bar
- (5) bar: pushq %r9

```
with F/D/E1/E2/M/W
               cycle # 0 1 2 3 4 5 6 7 8 9 10
(1) addg %rcx, %r9
(2) ine foo (not taken)
(3) subq %rax, %r9
(4) call bar
```

(5) bar: pushq %r9

[solution]: with different pipeline

```
with F/D/E1/E2/M/W
               cycle # 0 1 2 3 4 5 6 7 8 9 10
F D E1<sup>†</sup>E2 M W
(2) ine foo (not taken)
                            F D E1 E2 M W
(2b) mispredicted
(2c) mispredicted
(2d) mispredicted
                                       D E1 E2 M<sub>1</sub> W
(3) subq %rax, %r9
(4) call bar
(5) bar: pushq %r9
```

static branch prediction

```
forward (target > PC) not taken; backward taken
intuition: loops:
LOOP: ...
      ie LOOP
LOOP: ...
      ine SKIP LOOP
      imp LOOP
SKIP LOOP:
```

exercise: static prediction

```
.global foo
foo:
   xor %eax, %eax // eax <- 0</pre>
foo_loop_top:
   test $0x1, %edi
   je foo loop bottom // if (edi & 1 == 0) goto .Lskip
   add %edi, %eax
foo loop bottom:
   jl .Lend_loop
                      // if (edi < 0) goto .Lend loop
   ret
suppose \%edi = 3 (initially)
and using forward-taken, backwards-not-taken strategy:
how many mispreditions for je? for il?
```

branch target buffer

```
what can we do to predict jmp *(\%rax)?
```

what if we can't decode LABEL from machine code for jmp LABEL fast?

will happen in more complex pipelines

BTB: cache for branches

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••			•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	
0	
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

.. ...

BTB: cache for branches

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••		•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

...

0x400031: ret

.. ...

BTB: cache for branches

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0x01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	 	•••	•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	
0	
0	
0	•••
•••	
0	

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

. ...

beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8
      9
      10
      11

      mov 0(%rbx), %r8
      F
      D
      R
      I
      E
      M
      M
      M
      W
      C

      sub %r8, %r9
      F
      D
      R
      I
      E
      W
      C

      add %r10, %r11
      F
      D
      R
      I
      E
      W
      C

      xor %r12, %r13
      F
      D
      R
      I
      E
      W
      C
```

•••

interlude: real CPUs

modern CPUs:

execute multiple instructions at once

execute instructions out of order — whenever values available

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

read-after-write examples (1)

```
cycle # 0 1 2 3 4 5 6 7 8

addq %r10, %r8

addq %r11, %r8

addq %r12, %r8

F D E M W

F D E M W
```

```
normal pipeline: two options for %r8? choose the one from earliest stage because it's from the most recent instruction
```

read-after-write examples (1) out-of-order execution: %r8 from earliest stage might be from *delayed instruction* can't use same forwarding logic addg %r12, %r8 cvcle # 0 1 2 3 4 5 6 7 8 addq %r10, %r8 F rmmovq %r8, (%rax) irmovq \$100, %r8

addq %r13, %r8

register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times

only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)

```
addq %r10, %r8 | addq %r10, %r8_{v1} \rightarrow \text{%r}8_{v2} addq %r11, %r8 | addq %r11, %r8_{v2} \rightarrow \text{%r}8_{v3} addq %r12, %r8 | addq %r12, %r8_{v3} \rightarrow \text{%r}8_{v4}
```

read different version than the one written represent with three argument psuedo-instructions

forwarding a value? must match version exactly

for now: version numbers

later: something simpler to implement

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      D
      E
      M
      W

      rmmovq %r8, (%rax)
      F
      D
      E
      M
      W

      rmmovq %r8, 8(%rax)
      F
      D
      E
      M
      W

      irmovq $100, %r8
      F
      D
      E
      M
      W

      addq %r13, %r8
      F
      D
      E
      M
      W
```

```
      cycle # 0 1 2 3 4 5 6 7 8

      addq %r10, %r8
      F
      D E M W

      rmmovq %r8, (%rax)
      F
      D E M W

      rmmovq %r11, %r8
      F D E M W

      rmmovq %r8, 8(%rax)
      F D E M W

      irmovq $100, %r8
      F D E M W

      addq %r13, %r8
      F D E M W
```

out-of-order execution: if we don't do something, newest value could be overwritten!

```
      cycle # 0 1 2 3 4 5 6 7 8

      addq %r10, %r8
      F
      D E M W

      rmmovq %r8, (%rax)
      F
      D E M W

      rmmovq %r11, %r8
      F
      D E M W

      rmmovq %r8, 8(%rax)
      F
      D E M W

      irmovq $100, %r8
      F
      D E M W

      addq %r13, %r8
      F
      D E M W
```

two instructions that haven't been started could need *different versions* of %r8!

```
cycle # 0 1 2 3 4 5 6 7 8
addq %r10, %r8
                      F
                                    Ε
rmmovg %r8, (%rax)
                                           D
                                              Ε
                                                М
rrmovq %r11, %r8
                        FDEM
                                 W
rmmovq %r8, 8(%rax)
                                           М
irmovq $100, %r8
                           F D E
addg %r13, %r8
                                              Ε
                                                М
```

keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register


called register renaming


register renaming

rename architectural registers to physical registers


different physical register for each version of architectural track which physical registers are ready

compare physical register numbers to do forwarding







branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches




register renaming done here stage needs to keep mapping from architectural to physical names




instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)




read from much larger register file and handle forwarding register file: typically read 6+ registers at a time (extra data paths wires for forwarding not shown)




many execution units actually do math or memory load/store some may have multiple pipeline stages some may take variable time (data cache, integer divide, ...)



writeback results to physical registers register file: typically support writing 3+ registers at a time




new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again





commit stage also handles branch misprediction reorder buffer tracks enough information to undo mispredicted instrs.

```
cycle #
                0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                    RIEW
addg %r02, %r05
                         IEW
                     R
addg %r03, %r04
                    DRIE
cmpg %r04, %r08
                            IEW
jne ...
                              IE
                         R
                                  W
addg %r01, %r05
                       DRIE
                                W
addg %r02, %r05
                            RI
                                Ε
                                  W
addq %r03, %r04
                                IE
                         D
                           R
                                     W
cmpg %r04, %r08
                                  IEW
```



```
cycle #
                      1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                               E W
addq %r02, %r05
                                  Ε
                         R
addg %r03, %r04
                                  E issue instructions
                                    (to "execution units")
cmpg %r04, %r08
                                    when operands ready
jne ...
                               R
                            D
addg %r01, %r05
addg %r02, %r05
                                          W
addg %r03, %r04
                               D
                                  R
                                          Ε
cmpg %r04, %r08
```





register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

renamed

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

register renaming state

```
original
add %r10, %r8 --
add %r11, %r8 --
add %r12, %r8 --
```

```
\operatorname{arch} \to \operatorname{phys}
         register map
%rax
         %x04
%rcx
         %x09
%r8
         %x13
%r9
         %x17
%r10
         %x19
%r11
         1%x07
%r12
         %x05
```

renamed

table for architectural (external) and physical (internal) name (for next instr. to process)

%x	<u> 18</u>
%x	20
%x	21
%x	23
%x	24
•••	

register renaming state

original add %r10, %r8 ... add %r11, %r8 ... add %r12, %r8 ...

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

renamed

list of available physical registers added to as instructions finish



original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %r12, %r8
```

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
•••	•••

%x18
%x20
%x21
%x23
%x24
•••

```
original
                                          renamed
addq %r10, %r8
rmmovq %r8, (%rax)
subq %r8, %r11
mrmovq 8(%r11), %r11
irmovg $100, %r8
addq %r11, %r8
            \operatorname{arch} \to \operatorname{phys}
             register map
                                             free
%rax
        %x04
                                             regs
%rcx
        %x09
                                             %x18
%r8
        %x13
                                             %x20
%r9
        %x17
                                             %x21
                                             %x23
%r10
        %x19
                                             %x24
%r11
        1%x07
%r12
        %x05
```

%r13

%x02

•••

```
original
addq %r10, %r8
                        addg %x19, %x13 \rightarrow %x18
rmmovq %r8, (%rax)
subq %r8, %r11
mrmovq 8(%r11), %r11
irmovq $100, %r8
addq %r11, %r8
            arch \rightarrow phys
            register map
```

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02

free regs %x23 %x24 •••

renamed

%r12

%r13

%x05

%x02

```
original
                                        renamed
addq %r10, %r8
                         addg %x19, %x13 \rightarrow %x18
rmmovq %r8, (%rax)
                        rmmovg %x18, (%x04) \rightarrow (memory)
subq %r8, %r11
mrmovq 8(%r11), %r11
irmovq $100, %r8
addg %r11, %r8
            arch \rightarrow phys
            register map
                                           free
%rax
       %x04
                                           regs
%rcx
       %x09
                                           %x18
%r8
       %x13%x18
                                          %x20
%r9
                                          %x21
       %x17
                                          %x23
%r10
       %x19
                                           %x24
%r11
       %x07
```

•••

```
original
addq %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          rmmovg %x18, (%x04) \rightarrow (memory)
rmmovq %r8, (%rax)
subq %r8, %r11
mrmovq 8(%r11), %r11
irmovg $100, %r8
addq %r11, %r8
            \operatorname{arch} \to \operatorname{phys}
             register map
%rax
        %x04
%rcx
        %x09
%r8
        %x13%x18
%r9
        %x17
%r10
        %x19
%r11
        1%x07
%r12
        %x05
%r13
        %x02
```

could be that %rax = 8+%r11 could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse

renamed

%x21

%x23

%x24

%r12

%r13

%x05

%x02

```
original
                                            renamed
addq %r10, %r8
                           addg %x19, %x13 \rightarrow %x18
rmmovq %r8, (%rax)
                           rmmovq %x18, (%x04) \rightarrow (memory)
                           subq %x18, %x07 \rightarrow %x20
subq %r8, %r11
mrmovq 8(%r11), %r11
irmovq $100, %r8
addg %r11, %r8
             arch \rightarrow phys
             register map
                                                free
%rax
        %x04
                                               regs
%rcx
        %x09
                                               %x18
        <del>%x1</del>3%x18
%r8
                                               <del>%x20</del>
%r9
                                               %x21
        %x17
                                               %x23
%r10
        %x19
        %x<del>07</del>%x20
                                               %x24
%r11
```

•••

%r12

%r13

%x05

%x02

```
original
                                           renamed
addq %r10, %r8
                          addg %x19, %x13 \rightarrow %x18
                          rmmovq %x18, (%x04) \rightarrow (memory)
rmmovq %r8, (%rax)
                          subq %x18, %x07 \rightarrow %x20
subg %r8, %r11
mrmovq 8(%r11), %r11 mrmovq 8(%x20), (memory) \rightarrow %x21
irmovq $100, %r8
addg %r11, %r8
            arch \rightarrow phys
             register map
                                              free
%rax
        %x04
                                              regs
%rcx
        %x09
                                             %x18
        <del>%x1</del>3%x18
%r8
%r9
        %x17
                                             %x23
%r10
        %x19
                                             %x24
%r11
        <del>%x07%x20</del>%x21
```

•••

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 rmmovq %r8, (%rax) rmmovq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 mrmovq 8(%r11), %r11 mrmovq 8(%x20), (memory) \rightarrow %x21 irmovq $100, %r8 addq %r11, %r8
```

 $arch \rightarrow phys$ register map

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18 %x23
%r9	%x17
	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02

free regs %x18 %x20 %x21 %x23 %x24

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 rmmovq %r8, (%rax) rmmovq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 mrmovq 8(%r11), %r11 mrmovq 8(%x20), (memory) \rightarrow %x21 irmovq $100, %r8 irmovq $100 \rightarrow %x23 addq %r11, %r8 addq %x21, %x23 \rightarrow %x24
```

 $arch \rightarrow phys$ register map

	%x04
%rcx	%x09
•••	•••
%r8	%x13%x18%x23%x24
	%x17
%r10	%x19
%r11	%x07%x20 %x21
%r12	%x05
%r13	%x02

free regs %x18 %x20 %x21 %x23

register renaming exercise


original addq %r8, %r9 movq \$100, %r10 subq %r10, %r8 xorq %r8, %r9 andq %rax, %r9 arch \rightarrow phys

%rax	%x04
%rcx	%x09
•••	•••
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
•••	•••

free regs

%x18
%x20
%x21
%x23
%x24

renamed



instruction queue

	·
#	instruction
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit ALU 1 ALU 2

instruction queue

#	instruction
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 \rightarrow %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 $ ightarrow$ %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

... ...

04, $%x12 \rightarrow %x1$.3.cc		%x12	ı
		ı	%x13	I
			•••	T
xecution unit	cycle# 1			
A 1 1 1 a	4			

execution unit cycle# 1

ALU 1

ALU 2

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

•••

instruction queue

#	instruction
1	addq %x01, %x05 → %x06
3	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 ALU 2

instruction queue

	·
#	instruction
1	addq %x01, %x05 → %x06
3	addq %x02, %x06 \rightarrow %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

execution unit cycle# 1 ALU 1 ALU 2

instruction queue

	instruction
\bowtie	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 \rightarrow %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 \rightarrow %x13.cc

... ...

scoreboard

reg status %x01 ready %x02 ready %x03 ready %x04 ready %x05 ready %x06 pending ready %x07 pending ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending		
%x02 ready %x03 ready %x04 ready %x05 ready %x06 pending ready %x07 pending ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending	reg	status
%x03 ready %x04 ready %x05 ready %x06 pending ready %x07 pending ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending	%x01	ready
%x04 ready %x05 ready %x06 pending ready %x07 pending ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending	%x02	ready
%x05 ready %x06 pending ready %x07 pending ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending	%x03	ready
%x06 pending ready %x07 pending ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x12 pending %x13 pending		ready
%x07 pending ready %x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending	%x05	ready
%x08 pending %x09 pending %x10 pending %x11 pending %x12 pending %x13 pending	%x06	
%x09 pending %x10 pending %x11 pending %x12 pending %x12 pending %x13 pending	%x07	pending ready
%x10 pending %x11 pending %x12 pending %x13 pending	%x08	pending
%x11 pending %x12 pending %x13 pending		pending
%x12 pending %x13 pending	%x10	pending
%x13 pending		pending
pending	%x12	pending
···	%x13	pending
	•••	

•••

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

execution unit cycle# 1 2 3

ALU 1 1 2 3

ALU 2 — — —

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 $ ightarrow$ %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc
	·

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 \rightarrow %x09.cc
5	jne %x09.cc,
6	addq %x01, %x08 \rightarrow %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 $ ightarrow$ %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc
	····

 execution unit
 cycle# 1
 2
 3
 4

 ALU 1
 1
 2
 3
 4

 ALU 2
 —
 —
 —
 6

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x98 \rightarrow \%x09.cc$
5	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7	addq %x02, %x10 $ ightarrow$ %x11
8	addq %x03, %x11 \rightarrow %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc
-	·

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5×	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
≫	addq $%x02$, $%x10 \rightarrow %x11$
8	addq %x03, %x11 \rightarrow %x12
9	cmpq %x04, %x12 → %x13.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≻<	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5<	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
7≪	addq $%x02$, $%x10 \rightarrow %x11$
≫ <	addq %x03, %x11 → %x12
9	cmpq $%x04$, $%x12 \rightarrow %x13$.cc

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x98 \rightarrow \%x09.cc$
5≪	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
~	addq $%x02$, $%x10 \rightarrow %x11$
8≪	addq %x03, %x11 → %x12
9≪	$cmpq %x04, %x12 \rightarrow %x13.cc$

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
•••	

instruction queue

#	instruction
\bowtie	addq %x01, %x05 → %x06
2×<	addq %x02, %x06 → %x07
3≪	addq %x03, %x07 → %x08
4≪	$cmpq \%x04, \%x08 \rightarrow \%x09.cc$
5<	jne %x09.cc,
6≪	addq %x01, %x08 → %x10
~	addq $%x02$, $%x10 \rightarrow %x11$
≫ <	addq %x03, %x11 → %x12
9≪	$cmpq %x04, %x12 \rightarrow %x13.cc$

" "	
reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending ready
•••	

instruction queue

#	instruction
1	mrmovq (%x04) \rightarrow %x06
2	mrmovq (%x05) \rightarrow %x07
3	addq %x01, %x02 → %x08
4	addq %x01, %x06 → %x09
5	addq %x01, %x07 \rightarrow %x10

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
•••	

execution unit
$$cycle \# 1$$
 2 3 4 5 6 7 ALU data cache assume 1 cycle/access

register renaming: missing pieces


what about "hidden" inputs like %rsp, condition codes?


one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

ile foo

bonus: can also translate complex instructions to simpler ones






execution units AKA functional units (1)


where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)





execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue

#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 \rightarrow %x11
	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit
ALU 1 (add, cmp, jxx)
ALU 2 (add, cmp, jxx)
ALU 3 (mul) start
ALU 3 (mul) end

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending

instruction queue

#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit
ALU 1 (add, cmp, jxx)
ALU 2 (add, cmp, jxx)
ALU 3 (mul) start
ALU 3 (mul) end

reg	status	
%x01	ready	
%x02	ready	
%x03	pending	
%x04	ready	
%x05	ready	
%x06	pending	
%x07	ready	
%x08	pending	
%x09	pending	
%x10	pending	
%x11	pending	
%x12	pending	
%x13	pending	
%x14	pending	
•••		

#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
	add %x01, %x03 → %x11
	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit	cycle# 1
ALU 1 (add, cmp, jxx)	1
ALU 2 (add, cmp, jxx)	_
ALÙ 3 (mul) start	2
ALU 3 (mul) end	

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
•••	

#	instruction
\bowtie	add %x01, %x02 → %x03
2×	1mul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

execution unit	cycle# 1	2
ALU 1 (add, cmp, jxx)	1	6
ALU 2 (add, cmp, jxx)	_	_
ALÙ 3 (mul) start	2	3
ALU 3 (mul) end		2

reg	status	
%x01	ready	
%x02	ready	
%x03	pending ready	
%x04	ready	
%x05	ready	
%x06	pending (still)	
%x07	ready	
%x08	pending	
%x09	pending	
%x10	pending	
%x11	pending	
%x12	pending	
%x13	pending	
%x14	pending	
•••		

#	instruction
\sim	add %x01, %x02 → %x03
2×<	<u>1mul %x04, %x05 → %x06</u>
3≪	<pre>fmul %x03, %x07 → %x08</pre>
4	cmp $%$ x03, $%$ x08 \rightarrow $%$ x09.cc
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

	1 // 1	_	_
execution unit	cycle# 1	2	3
ALU 1 (add, cmp, jxx)	1	6	_
ALU 2 (add, cmp, jxx)	_	_	_
ALU 3 (mul) start	2	3	7
ALU 3 (mul) end		2	3

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
•••	

#	instruction
\bowtie	add %x01, %x02 → %x03
2><	<pre>fmul %x04, %x05 → %x06</pre>
3≪	<pre>imul %x03, %x07 → %x08</pre>
4≪	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc,
6≪	add %x01, %x03 → %x11
\sim	<pre>imul %x04, %x06 → %x12</pre>
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
•••	

execution unit	cycle# 1	2	3	4	
ALU 1 (add, cmp, jxx)	1	6	_	4	
ALU 2 (add, cmp, jxx)	_	_	_	_	
ALU 3 (mul) start	2	3	7	8	
ALU 3 (mul) end		2	3	7	8

#	instruction
\bowtie	add %x01, %x02 → %x03
2×<	<u>imul %x04, %x05 → %x06</u>
3≪	imul %x03, %x07 → %x08
4≪	<u>cmp %x03, %x08 → %x09.cc</u>
5≪	jle %x09.cc,
6≪	add %x01, %x03 → %x11
~	imul %x04, %x96 → %x12
8	imul %x03, %x08 $ ightarrow$ %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

				%x:	14 pe
				•••	
execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	_	4	5
ALU 2 (add, cmp, jxx)	_	_	_	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
•••	
	<u>-</u>
	-

instruction queue and dispatch (multicycle)

instruction queue

#	instruction
\bowtie	add %x01, %x02 → %x03
2×	<pre>imul %x04, %x05 → %x06</pre>
3≪	<pre>imul %x03, %x07 → %x08</pre>
4><	cmp %x03, %x08 → %x09.cc
5≪	jle %x09.cc,
6≪	add %x01, %x03 → %x11
7≪	<pre>imul %x04, %x06 → %x12</pre>
8≪	<pre>imul %x03, %x98 → %x13</pre>
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc,

				%x1	.3 pe
				%x1	4 ре
execution unit	cycle# 1	2	3	4	5
ALU 1 (add, cmp, jxx)	1	6	_	4	5
ALU 2 (add, cmp, jxx)	_	_	_	_	_
ALU 3 (mul) start	2	3	7	8	_
ALU 3 (mul) end		2	3	7	8
ALO 3 (mui) end		2	3	1	Ö

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
•••	
	5
	_

instruction queue and dispatch (multicycle)

instruction queue

#	instruction
\bowtie	add %x01, %x02 → %x03
2><	<u>imul %x04, %x05 → %x06</u>
	imul %x03, %x07 → %x08
4<	cmp %x03, %x08 → %x09.cc
5×	jle %x09.cc,
6≪	add %x01, %x03 → %x11
\sim	imul %x04, %x96 → %x12
8<	imul %x03, %x08 → %x13
9≪	$cmp \%x11, \%x13 \rightarrow \%x14.cc$
10	jle %x14.cc,

ALU 3 (mul) end

	J	
cycle# 1	2	3
1	6	_
_	_	_
2	3	7
	cycle# 1 1 - 2	, ,

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
•••	
4	5 6
4	5 9
7	3
_	
8	_

instruction queue and dispatch (multicycle)

instruction queue

#	instruction
	add %x01, %x02 → %x03
2><	<pre>fmul %x04, %x05 → %x06</pre>
3≪	<pre>imul %x03, %x07 → %x08</pre>
4<	$cmp \%x03, \%x08 \rightarrow \%x09.cc$
5×	jle %x09.cc,
6≪	add %x01, %x03 → %x11
\sim	<pre>fmul %x04, %x06 → %x12</pre>
≫ <	<pre>fmul %x03, %x08 → %x13</pre>
9≪	<u>cmp %x11, %x13 → %x14.cc</u>
128<	jle %x14.cc,

			/0/	+ , F
			•••	
cycle# 1	2	3	4	5
1	6	_	4	5
_	_	_	_	_
2	3	7	8	_
	2	3	7	8
	cycle# 1 1 - 2	cycle# 1 2 1 6 2 3 2	cycle# 1 2 3 1 6 - 2 3 7 2 3	

reg	status	status		
%x01	ready	ready		
%x02	ready			
%x03	pending ready			
%x04	ready			
%x05	ready			
%x06	pending ready			
%x07	ready			
%x08	pending ready			
%x09	pending ready			
%x10	pending			
%x11	pending ready	pending ready		
%x12	pending ready	pending ready		
%x13	pending ready			
%x14	pending ready			
•••				
4	5 6	7		
4	5 9 1 0)		
_		_		
8	_			

000 limitations

can't always find instructions to run
plenty of instructions, but all depend on unfinished ones
programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: approx 16 cycles (v. 2 for pipehw2 CPU)

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions


can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)


e.g. Intel Skylake: approx 16 cycles (v. 2 for pipehw2 CPU)

multiple cores+threads





multiple cores? each core still divided up


multiple cores+threads




one program with multiple threads









reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?


$$((a \times b) \times c) \times d$$

$$(a \times b) \times (c \times d)$$


imulq %rbx, %rax
imulq %rcx, %rdx
imulq %rdx, %rax

reassociation


with pipelined, 5-cycle latency multiplier; how long does each take to compute?




better data-flow



better data-flow




better data-flow



Intel Skylake OOO design

- 2015 Intel design codename 'Skylake'
- 94-entry instruction queue-equivalent
- 168 physical integer registers
- 168 physical floating point registers
- 4 ALU functional units but some can handle more/different types of operations than others
- 2 load functional units but pipelined: supports multiple pending cache misses in parallel
- 1 store functional unit
- 224-entry reorder buffer determines how far ahead branch mispredictions, etc. can happen



 $\begin{array}{c} \text{phys} \rightarrow \text{arch. reg} \\ \text{for new instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	

free list

%x19	
%x23	I
•••	I
•••	

phys \rightarrow arch. reg for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19	
%x23	
•••	
•••	

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
	•••	•••		
31	0x129f	%rax / %x12		


reorder buffer contains instructions started, but not fully finished new entries created on rename (not enough space? stall rename stage)

 $\begin{array}{c} \mathsf{phys} \to \mathsf{arch.} \ \mathsf{reg} \\ \mathsf{for} \ \mathsf{new} \ \mathsf{instrs} \end{array}$

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
•••	•••

free list

%x19 %x23 ... reorder buffer (ROB)



place newly started instruction at end of buffer remember at least its destination register (both architectural and physical versions)

phys \rightarrow arch. reg for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
•••	•••

free list

%x19	
%x23	
•••	
•••	_

reorder buffer (ROB)

					`		,
remove		instr num.	PC	dest.	reg	done?	mispred? except?
here	\rightarrow	14	0x1233	%rbx	/ %x23		
on commit		15	0x1239	%rax	/ %x30		
		16	0x1242	%rcx	/ %x31		
		17	0x1244	%rcx	/ %x32		
		18	0x1248	%rdx	/ %x34		
		19	0x1249	%rax	/ %x38		
		20	0x1254	PC			
		21	0x1260	%rcx	/ %x17		
add here		31	0x129f	%rax	/ %x12		
	\rightarrow	32	0x1230	%rdx	/ %x19		
on rename							

next renamed instruction goes in next slot, etc.


 $\begin{array}{c} \mathsf{phys} \to \mathsf{arch.} \ \mathsf{reg} \\ \mathsf{for} \ \mathsf{new} \ \mathsf{instrs} \end{array}$

arch.	phys.		
reg	reg		
%rax	%x12		
%rcx	%x17		
%rbx	%x13		
%rdx	%x07 %x19		
•••	•••		

free list

%x19	
%x23	
•••	
•••	

reorder buffer (ROB)



phys \rightarrow arch. reg for new instrs

arch.	phys.		
reg	reg		
%rax	%x12		
%rcx	%x17		
%rbx	%x13		
%rdx	%x07 %x19		
•••			

free list

%x19	
%x13	
•••	
•••	

reorder buffer (ROB)

remove here → on commit

instr num.	PC	dest.	reg	done?	mispred? except?
14	0x1233	%rbx	/ %x24		
15	0x1239	%rax	/ %x30		
16	0x1242	%rcx	/ %x31		
17	0x1244	%rcx	/ %x32		
18	0x1248	%rdx	/ %x34		
19	0x1249	%rax	/ %x38		
20	0x1254	PC			
21	0x1260	%rcx	/ %x17		
31	0x129f	%rax	/ %x12		
			-		

phys \rightarrow arch. reg for new instrs

arch.	phys.		
reg	reg		
%rax	%x12		
%rcx	%x17		
%rbx	%x13		
%rdx	%x07 %x19		
•••	•••		

free list

%x19	
%x13	
•••	
•••	

reorder buffer (ROB)

remove	instr num.	PC	dest. reg	done?	mispred? except?
here 🗕	- 14	0x1233	%rbx / %x24		
on commit	15	0x1239	%rax / %x30		
	16	0x1242	%rcx / %x31	✓	
	17	0x1244	%rcx / %x32		
	18	0x1248	%rdx / %x34	✓	
	19	0x1249	%rax / %x38	✓	
	20	0x1254	PC		
	21	0x1260	%rcx / %x17		
			···		
	31	0x129f	%rax / %x12		✓

instructions marked done in reorder buffer when computed but not removed ('committed') yet

phys \rightarrow arch. reg reorder buffer (ROB) for new instrs mispred? / arch. phys. instr done? except? PC dest. reg remove num. reg reg here \longrightarrow 14 0x1233%rbx / %x24 %rax %x12 phys \rightarrow arch. reg 15 0x1239 %rax / %x30 on commit %rcx %x17 for committed 16 0x1242 %rcx / %x31 %rbx %x13 17 0x1244 %rcx / %x32 arch. phys. %x07 %x19 %rdx 18 0x1248 %rdx / %x34 reg reg ••• 19 0x1249 %rax / %x38 %x30 %rax 20 0x1254 PC %rcx %x28 free list 21 0x1260 %rcx / %x17 %x23 %rbx %x 19 %rdx %x21 31 0x129f%rax / %x12 %x13 commit stage tracks architectural to physical register map for committed instructions

phys \rightarrow arch. reg reorder buffer (ROB) for new instrs mispred? / arch. phys. instr done? except? PC dest. reg remove num. reg reg here \longrightarrow 14 0x1233 %rbx / %x24 %rax %x12 phys \rightarrow arch. reg 15 0x1239 %rax / %x30 on commit %rcx %x17 for committed 16 0x1242 %rcx / %x31 %rbx %x13 17 0x1244 %rcx / %x32 arch. phys. %x07 %x19 %rdx 18 0x1248 %rdx / %x34 reg reg ••• 19 0x1249 %rax / %x38 %x30 %rax 20 0x1254 PC %rcx %x28 free list 21 0x1260 %rcx / %x17 %x23 %x24 %rbx %x 19 %rdx %x21 31 0x129f%rax / %x12 %x13 32 0x1230 %rdx / %x19 when next-to-commit instruction is done %x23 update this register map and free register list and remove instr. from reorder buffer

phys \rightarrow arch. reg reorder buffer (ROB) for new instrs arch. phys. instr done? except? mispred? / PC dest. reg num. reg reg phys \rightarrow arch. reg remove here for committed %rax %x12 15 0x1239 %rax / %x30 %rcx %x17 16 0x1242 %rcx / %x31 %rbx %x13 17 0x1244%rcx / %x32 arch. phys. %x07 %x19 %rdx 18 0x1248 %rdx / %x34 reg reg ••• 19 0x1249 %rax / %x38 %x30 %rax 20 0x1254 PC %rcx %x28 free list 21 0x1260 %rcx / %x17 %x23 %x24 %rbx %x 19 %rdx %x21 0x129f%rax / %x12 31 %x13 32 0x1230\%rdx / \%x19 when next-to-commit instruction is done %x23 update this register map and free register list and remove instr. from reorder buffer

 $\begin{array}{c} \mathsf{phys} \to \mathsf{arch.} \ \mathsf{reg} \\ \mathsf{for} \ \mathsf{new} \ \mathsf{instrs} \end{array}$

arch.	phys.	
reg	reg	
%rax	%x12	
%rcx	%x17	
%rbx	%x13	
%rdx	%x19	
•••	•••	

free list

%x19
%x13
•••
•••

 $\begin{array}{c} \mathsf{phys} \to \mathsf{arch.} \ \mathsf{reg} \\ \mathsf{for} \ \mathsf{committed} \end{array}$

arch.	phys.	
reg	reg	
%rax	%x30 %x38	
%rcx	%x31 %x32	
%rbx	%x23 %x24	
%rdx	%x21 %x34	
	•••	

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	√	
15	0x1239	%rax / %x30	√	
16	0x1242	%rex / %x31	V	
17	0×1244	%rcx / %x32	V	
18	0×1248	%rdx / %x34	·	
19	0x1249	%rax / %x38	√	
20	0x1254	PC	√	√
21	0x1260	%rcx / %x17		
		•••		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		

phys \rightarrow arch. reg for new instrs

arch.	phys.	
reg	reg	
%rax	%x12	
%rcx	%x17	
%rbx	%x13	
%rdx	%x19	
•••	•••	

 $\begin{array}{c} \text{phys} \rightarrow \text{arch. reg} \\ \text{for committed} \end{array}$

arch.	phys.	
reg	reg	
%rax	%x30 %x38	
%rcx	%x31 %x32	
%rbx	%x23 %x24	
%rdx	%x21 %x34	
•••	•••	

reorder buffer (ROB)


				`	,
	instr num.	PC	dest. reg	done?	mispred? except?
	14	0x1233	%rbx / %x24	√	
	15	0×1239	%rax / %x30	√ ·	
	16	0×1242	%rcx / %x31	√	
	17	0×1244	%rex / %x32	→	
	18	0x1248	%rdx / %x34	√	
	19	0x1249	%rax / %x38	√	
<u> </u>	20	0x1254	PC	√	√
	21	0x1260	%rcx / %x17		
			•••		
	31	0x129f	%rax / %x12	√	
	32	0x1230	%rdx / %x19		


free list

%x19	
%x13	
•••	
•••	

when committing a mispredicted instruction...

this is where we undo mispredicted instructions





better? alternatives


can take snapshots of register map on each branch don't need to reconstruct the table (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction


need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer

exceptions and OOO (one strategy)




exceptions and OOO (one strategy)





free regs for new instrs

X19	arch.	phys.
X23	reg	reg
	RAX	X15
	RCX	X17
	RBX	X13
	RBX	X07
	•••	•••

exceptions and OOO (one strategy)








free regs for new instrs for complete instrs

X19
X23

arch.	phys.
reg	reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
•••	

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37

	instr num.	PC	dest. reg	done?	except?
ļ					
	17	0x1244	RCX / X32	V	
	18	0x1248	RDX / X34		
	19	0x1249	RAX / X38	✓	
	20	0x1254	R8 / X05		
	21	0x1260	R8 / X06		




free regs for new instrs for complete instrs

X19
X23

arch.	phys.
reg	reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
•••	•••

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37

	instr num.	PC	dest. reg	done?	except?
¥					
	17	0x1244	RCX / X32	V	
	18	0x1248	RDX / X34		
	19	0x1249	RAX / X38	√	
	20	0x1254	R8 / X05	√	√
	21	0x1260	R8 / X06		
		•••	•••		




free regs for new instrs for complete instrs


X19
X23


arch.	phys.	
reg	reg	
RAX	X15	
RCX	X17	
RBX	X13	
RBX	X07	
•••		


arch.	phys.	
reg	reg	
RAX	X21 X38	
RCX	X2 X32	
RBX	X48	
RDX	X37 X34	

	instr num.	PC	dest. reg	done?	except?
¥					
	17	0x1244	RCX / X32	√	
	18	0x1248	RDX-/X34	√ ·····	
	19	0x·1249	RAX-/X38	√ ······	
	20	0x1254	R8 / X05	✓	✓
	21	0x1260	R8 / X06		









free regs for new instrs

X19 X23 ...

arch.	phys.	
reg	reg	
RAX	X15	
RCX	X17	
RBX	X13	
RBX	X07	

for complete instrs

arch.	phys.	
reg	reg	
RAX	X21 X38	
RCX	X2 X32	
RBX	X48	
RDX	X37 X34	

	instr num.	PC	dest. reg	done?	except?
¥		•••			
	17	0x1244	RCX / X32	√	
	18	0x1248	RDX / X34	✓	
	19	0x1249	RAX / X38	✓	
	20	0x1254	R8 / X05	✓	✓
	21	0x1260	R8 / X06		

handling memory accesses?

one idea:


list of done + uncommitted loads+stores

execute load early + double-check on commit have data cache watch for changes to addresses on list if changed, treat like branch misprediction

loads check list of stores so you read back own values actually finish store on commit maybe treat like branch misprediction if conflict?

backup slides

the open-source BROOM pipeline



backup slides