



# last time

- buses and direct memory access

  - devices can access memory directly to free CPU time

- out-of-order execution idea — do work as available

- register renaming + extra physical registers

  - unique *physical* register rename for each version

  - each physical register only written once

  - opportunity to convert complex instr. to multiple simpler ones

- instruction queue + issuing

  - track which physical registers have values ready

  - run instructions from queue if their inputs are ready

  - set of “execution units” that can accept instructions

## anonymous feedback (1)

“It is kind of late for this semester, but in the future it would be nice to know if an online submission has an autograder set up or if the submission will be graded manually at a later date (or if there will be an autograder, but it is not live at the current moment)....”

I want to be clearer re: automatic testing next semester, but...  
also am concerned about students not doing testing on their local machines  
(which seems important for actually debugging anything...)

## anonymous feedback (2)

“I am a little worried about the out-of-order HW in relation to the quiz we will have next week. On weeks where the quiz due on Tuesday and the HW due on Wednesday are on the same topic, I really find that the quiz helps me gauge my understanding of the HW material...”

most of what's covered on the OOO homework is from last week...  
considered making HW due later, but I don't think it would be good to be less forthcoming in final review/have homework due during finals period

# quiz Q1

|                      |   |   |    |    |   |    |    |    |   |    |    |   |   |
|----------------------|---|---|----|----|---|----|----|----|---|----|----|---|---|
| movq (%r8), %r9      | F | D | E1 | E2 | M | W  | 1  | 2  | 3 | 4  | 5  | 6 | 7 |
| subq \$128, %r9      |   | F | D  | D  | D | E1 | E2 | M  | W |    |    |   |   |
| jle foo              |   |   | F  | F  | F | D  | E1 | E2 | M | W  |    |   |   |
| [mispredicted stuff] |   |   |    |    |   |    |    |    |   |    |    |   |   |
| [mispredicted stuff] |   |   |    |    |   |    |    | v  |   |    |    |   |   |
| addq %r9, %r10       |   |   |    |    |   |    |    | F  | D | E1 | E2 | M | W |

## quiz Q4D

say %r11 initially in %x11

renaming might look like (depending on free regs):

|                 |  |                        |
|-----------------|--|------------------------|
| mov (%rax), %r9 |  |                        |
| add %r9, %r10   |  |                        |
| mov (%rbx), %r9 |  | mov (%x??), %x20       |
| add %r9, %r11   |  | add %x20, %x11 -> %x21 |
| mov (%rcx), %r9 |  | ...                    |
| add %r9, %r12   |  | ...                    |
| xor %r10, %r11  |  | add %x??, %x21 -> %x24 |

## quiz Q5B


```
add    %x10, %x19 -> %x20  
sub     %x20, %x21 -> %x22  
xor     %x18, %x22 -> %x24  
imul    %x18, %x18 -> %x25
```

to run xor, need to run sub to get %x22

to run sub, need to run add to get %x20

therefore, xor must be computed after sub

# an OOO pipeline






# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




exercise: how long to compute  $A \times (B \times (C \times D))$ ?

## execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                     |
|----|---------------------------------|
| 1  | <b>add</b> %x01, %x02 → %x03    |
| 2  | <b>imul</b> %x04, %x05 → %x06   |
| 3  | <b>imul</b> %x03, %x07 → %x08   |
| 4  | <b>cmp</b> %x03, %x08 → %x09.cc |
| 5  | <b>jle</b> %x09.cc, ...         |
| 6  | <b>add</b> %x01, %x03 → %x11    |
| 7  | <b>imul</b> %x04, %x06 → %x12   |
| 8  | <b>imul</b> %x03, %x08 → %x13   |
| 9  | <b>cmp</b> %x11, %x13 → %x14.cc |
| 10 | <b>jle</b> %x14.cc, ...         |

... ..

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

| reg  | status  |
|------|---------|
| %x01 | ready   |
| %x02 | ready   |
| %x03 | pending |
| %x04 | ready   |
| %x05 | ready   |
| %x06 | pending |
| %x07 | ready   |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| %x14 | pending |
| ...  | ... ..  |

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                     |
|----|---------------------------------|
| 1  | <b>add</b> %x01, %x02 → %x03    |
| 2  | <b>imul</b> %x04, %x05 → %x06   |
| 3  | <b>imul</b> %x03, %x07 → %x08   |
| 4  | <b>cmp</b> %x03, %x08 → %x09.cc |
| 5  | <b>jle</b> %x09.cc, ...         |
| 6  | <b>add</b> %x01, %x03 → %x11    |
| 7  | <b>imul</b> %x04, %x06 → %x12   |
| 8  | <b>imul</b> %x03, %x08 → %x13   |
| 9  | <b>cmp</b> %x11, %x13 → %x14.cc |
| 10 | <b>jle</b> %x14.cc, ...         |

... ..

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

| reg  | status  |
|------|---------|
| %x01 | ready   |
| %x02 | ready   |
| %x03 | pending |
| %x04 | ready   |
| %x05 | ready   |
| %x06 | pending |
| %x07 | ready   |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| %x14 | pending |
| ...  | ... ..  |

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                     |
|----|---------------------------------|
| 1  | <b>add</b> %x01, %x02 → %x03    |
| 2  | <b>imul</b> %x04, %x05 → %x06   |
| 3  | <b>imul</b> %x03, %x07 → %x08   |
| 4  | <b>cmp</b> %x03, %x08 → %x09.cc |
| 5  | <b>jle</b> %x09.cc, ...         |
| 6  | <b>add</b> %x01, %x03 → %x11    |
| 7  | <b>imul</b> %x04, %x06 → %x12   |
| 8  | <b>imul</b> %x03, %x08 → %x13   |
| 9  | <b>cmp</b> %x11, %x13 → %x14.cc |
| 10 | <b>jle</b> %x14.cc, ...         |

... ..

| execution unit        | cycle# |
|-----------------------|--------|
| ALU 1 (add, cmp, jxx) | 1      |
| ALU 2 (add, cmp, jxx) | —      |
| ALU 3 (mul) start     | 2      |
| ALU 3 (mul) end       | 2      |

| reg  | status  |
|------|---------|
| %x01 | ready   |
| %x02 | ready   |
| %x03 | pending |
| %x04 | ready   |
| %x05 | ready   |
| %x06 | pending |
| %x07 | ready   |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| %x14 | pending |
| ...  | ... ..  |

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                       |
|----|-----------------------------------|
| 1  | <del>add %x01, %x02 → %x03</del>  |
| 2  | <del>imul %x04, %x05 → %x06</del> |
| 3  | imul %x03, %x07 → %x08            |
| 4  | cmp %x03, %x08 → %x09.cc          |
| 5  | jle %x09.cc, ...                  |
| 6  | add %x01, %x03 → %x11             |
| 7  | imul %x04, %x06 → %x12            |
| 8  | imul %x03, %x08 → %x13            |
| 9  | cmp %x11, %x13 → %x14.cc          |
| 10 | jle %x14.cc, ...                  |

... ..

| execution unit        | cycle# | 1 | 2 |
|-----------------------|--------|---|---|
| ALU 1 (add, cmp, jxx) | 1      | 6 |   |
| ALU 2 (add, cmp, jxx) | —      | — |   |
| ALU 3 (mul) start     | 2      | 3 |   |
| ALU 3 (mul) end       |        | 2 | 3 |

| reg  | status          |
|------|-----------------|
| %x01 | ready           |
| %x02 | ready           |
| %x03 | pending ready   |
| %x04 | ready           |
| %x05 | ready           |
| %x06 | pending (still) |
| %x07 | ready           |
| %x08 | pending         |
| %x09 | pending         |
| %x10 | pending         |
| %x11 | pending         |
| %x12 | pending         |
| %x13 | pending         |
| %x14 | pending         |
| ...  | ... ..          |

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                       |
|----|-----------------------------------|
| 1  | <del>add %x01, %x02 → %x03</del>  |
| 2  | <del>imul %x04, %x05 → %x06</del> |
| 3  | <del>imul %x03, %x07 → %x08</del> |
| 4  | cmp %x03, %x08 → %x09.cc          |
| 5  | jle %x09.cc, ...                  |
| 6  | <del>add %x01, %x03 → %x11</del>  |
| 7  | imul %x04, %x06 → %x12            |
| 8  | imul %x03, %x08 → %x13            |
| 9  | cmp %x11, %x13 → %x14.cc          |
| 10 | jle %x14.cc, ...                  |

... ..

| execution unit        | cycle# | 1 | 2 | 3 |
|-----------------------|--------|---|---|---|
| ALU 1 (add, cmp, jxx) | 1      | 6 | — | — |
| ALU 2 (add, cmp, jxx) | —      | — | — | — |
| ALU 3 (mul) start     | 2      | 3 | 7 | — |
| ALU 3 (mul) end       |        | 2 | 3 | 7 |

| reg  | status          |
|------|-----------------|
| %x01 | ready           |
| %x02 | ready           |
| %x03 | pending ready   |
| %x04 | ready           |
| %x05 | ready           |
| %x06 | pending ready   |
| %x07 | ready           |
| %x08 | pending (still) |
| %x09 | pending         |
| %x10 | pending         |
| %x11 | pending ready   |
| %x12 | pending         |
| %x13 | pending         |
| %x14 | pending         |
| ...  | ... ..          |



# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                         |
|----|-------------------------------------|
| 1  | <del>add %x01, %x02 → %x03</del>    |
| 2  | <del>imul %x04, %x05 → %x06</del>   |
| 3  | <del>imul %x03, %x07 → %x08</del>   |
| 4  | <del>cmp %x03, %x08 → %x09.cc</del> |
| 5  | jle %x09.cc, ...                    |
| 6  | <del>add %x01, %x03 → %x11</del>    |
| 7  | <del>imul %x04, %x06 → %x12</del>   |
| 8  | imul %x03, %x08 → %x13              |
| 9  | cmp %x11, %x13 → %x14.cc            |
| 10 | jle %x14.cc, ...                    |

... ..

| execution unit        | cycle# | 1 | 2 | 3 | 4 |
|-----------------------|--------|---|---|---|---|
| ALU 1 (add, cmp, jxx) | 1      | 6 | — | — | 4 |
| ALU 2 (add, cmp, jxx) | —      | — | — | — | — |
| ALU 3 (mul) start     | 2      | 3 | 7 | 8 |   |
| ALU 3 (mul) end       |        | 2 | 3 | 7 | 8 |

| reg  | status          |
|------|-----------------|
| %x01 | ready           |
| %x02 | ready           |
| %x03 | pending ready   |
| %x04 | ready           |
| %x05 | ready           |
| %x06 | pending ready   |
| %x07 | ready           |
| %x08 | pending ready   |
| %x09 | pending ready   |
| %x10 | pending         |
| %x11 | pending ready   |
| %x12 | pending (still) |
| %x13 | pending         |
| %x14 | pending         |
| ...  | ... ..          |

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                         |
|----|-------------------------------------|
| 1  | <del>add %x01, %x02 → %x03</del>    |
| 2  | <del>imul %x04, %x05 → %x06</del>   |
| 3  | <del>imul %x03, %x07 → %x08</del>   |
| 4  | <del>cmp %x03, %x08 → %x09.cc</del> |
| 5  | <del>jle %x09.cc, ...</del>         |
| 6  | <del>add %x01, %x03 → %x11</del>    |
| 7  | <del>imul %x04, %x06 → %x12</del>   |
| 8  | imul %x03, %x08 → %x13              |
| 9  | cmp %x11, %x13 → %x14.cc            |
| 10 | jle %x14.cc, ...                    |

... ..

| execution unit        | cycle# | 1 | 2 | 3 | 4 | 5 |
|-----------------------|--------|---|---|---|---|---|
| ALU 1 (add, cmp, jxx) | 1      | 6 | — | 4 | 5 | 5 |
| ALU 2 (add, cmp, jxx) | —      | — | — | — | — | — |
| ALU 3 (mul) start     | 2      | 3 | 7 | 8 | — | — |
| ALU 3 (mul) end       |        | 2 | 3 | 7 | 8 |   |

| reg  | status          |
|------|-----------------|
| %x01 | ready           |
| %x02 | ready           |
| %x03 | pending ready   |
| %x04 | ready           |
| %x05 | ready           |
| %x06 | pending ready   |
| %x07 | ready           |
| %x08 | pending ready   |
| %x09 | pending ready   |
| %x10 | pending         |
| %x11 | pending ready   |
| %x12 | pending ready   |
| %x13 | pending (still) |
| %x14 | pending         |
| ...  | ... ..          |

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                         |
|----|-------------------------------------|
| 1  | <del>add %x01, %x02 → %x03</del>    |
| 2  | <del>imul %x04, %x05 → %x06</del>   |
| 3  | <del>imul %x03, %x07 → %x08</del>   |
| 4  | <del>cmp %x03, %x08 → %x09.cc</del> |
| 5  | <del>jle %x09.cc, ...</del>         |
| 6  | <del>add %x01, %x03 → %x11</del>    |
| 7  | <del>imul %x04, %x06 → %x12</del>   |
| 8  | <del>imul %x03, %x08 → %x13</del>   |
| 9  | cmp %x11, %x13 → %x14.cc            |
| 10 | jle %x14.cc, ...                    |

... ..

| execution unit        | cycle# | 1 | 2 | 3 | 4 | 5 |
|-----------------------|--------|---|---|---|---|---|
| ALU 1 (add, cmp, jxx) | 1      | 6 | — | 4 | 5 |   |
| ALU 2 (add, cmp, jxx) | —      | — | — | — | — |   |
| ALU 3 (mul) start     | 2      | 3 | 7 | 8 | — |   |
| ALU 3 (mul) end       |        | 2 | 3 | 7 | 8 |   |

| reg  | status        |
|------|---------------|
| %x01 | ready         |
| %x02 | ready         |
| %x03 | pending ready |
| %x04 | ready         |
| %x05 | ready         |
| %x06 | pending ready |
| %x07 | ready         |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending       |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending ready |
| %x14 | pending       |
| ...  | ... ..        |

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                         |
|----|-------------------------------------|
| 1  | <del>add %x01, %x02 → %x03</del>    |
| 2  | <del>imul %x04, %x05 → %x06</del>   |
| 3  | <del>imul %x03, %x07 → %x08</del>   |
| 4  | <del>cmp %x03, %x08 → %x09.cc</del> |
| 5  | <del>jle %x09.cc, ...</del>         |
| 6  | add %x01, %x03 → %x11               |
| 7  | imul %x04, %x06 → %x12              |
| 8  | imul %x03, %x08 → %x13              |
| 9  | cmp %x11, %x13 → %x14.cc            |
| 10 | jle %x14.cc, ...                    |

... ..

| execution unit        | cycle# | 1 | 2 | 3 | 4 | 5 |
|-----------------------|--------|---|---|---|---|---|
| ALU 1 (add, cmp, jxx) | 1      | 6 | — | 4 | 5 |   |
| ALU 2 (add, cmp, jxx) | —      | — | — | — | — |   |
| ALU 3 (mul) start     | 2      | 3 | 7 | 8 | — |   |
| ALU 3 (mul) end       |        | 2 | 3 | 7 | 8 |   |

| reg  | status        |
|------|---------------|
| %x01 | ready         |
| %x02 | ready         |
| %x03 | pending ready |
| %x04 | ready         |
| %x05 | ready         |
| %x06 | pending ready |
| %x07 | ready         |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending       |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending ready |
| %x14 | pending ready |
| ...  | ...           |

6  
9  
—

# instruction queue and dispatch (multicycle)

scoreboard

instruction queue

| #  | instruction                         |
|----|-------------------------------------|
| 1  | <del>add %x01, %x02 → %x03</del>    |
| 2  | <del>imul %x04, %x05 → %x06</del>   |
| 3  | <del>imul %x03, %x07 → %x08</del>   |
| 4  | <del>cmp %x03, %x08 → %x09.cc</del> |
| 5  | <del>jle %x09.cc, ...</del>         |
| 6  | <del>add %x01, %x03 → %x11</del>    |
| 7  | <del>imul %x04, %x06 → %x12</del>   |
| 8  | <del>imul %x03, %x08 → %x13</del>   |
| 9  | <del>cmp %x11, %x13 → %x14.cc</del> |
| 10 | <del>jle %x14.cc, ...</del>         |

... ..

| execution unit        | cycle# | 1 | 2 | 3 | 4 | 5 |
|-----------------------|--------|---|---|---|---|---|
| ALU 1 (add, cmp, jxx) | 1      | 6 | — | 4 | 5 |   |
| ALU 2 (add, cmp, jxx) | —      | — | — | — | — |   |
| ALU 3 (mul) start     | 2      | 3 | 7 | 8 | — |   |
| ALU 3 (mul) end       |        | 2 | 3 | 7 | 8 |   |

| reg  | status        |
|------|---------------|
| %x01 | ready         |
| %x02 | ready         |
| %x03 | pending ready |
| %x04 | ready         |
| %x05 | ready         |
| %x06 | pending ready |
| %x07 | ready         |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending       |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending ready |
| %x14 | pending ready |
| 6    | 7... ..       |

9 10  
— —

# OOO limitations

can't always find instructions to run

- plenty of instructions, but all depend on unfinished ones

- programmer can adjust program to help this

need to track all uncommitted instructions

- can only go so far ahead

- e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

- e.g. Intel Skylake: approx 16 cycles (v. 2 for pipelined CPU)

# OOO limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones

programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: approx 16 cycles (v. 2 for pipelined CPU)

## some performance examples

example1:

```
    movq $1000000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions

my desktop: approx 2.65 sec

example2:

```
    movq $1000000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions

my desktop: approx 2.65 sec



## some performance examples

example1:

```
    movq $1000000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions

my desktop: approx 2.65 sec


example2:

```
    movq $1000000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions

my desktop: approx 2.65 sec

# data flow model and limits (1)



loop2:


```
addq %rbx, %rcx
```

```
addq %r8, %r9
```

```
decq %rax
```

```
jge loop2
```

# data flow model and limits (1)



each yellow box =  
instruction

arrows = dependences

instructions only executed  
when dependencies ready

# reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?

$$((a \times b) \times c) \times d$$

```
imulq %rbx, %rax  
imulq %rcx, %rax  
imulq %rdx, %rax
```

$$(a \times b) \times (c \times d)$$


```
imulq %rbx, %rax  
imulq %rcx, %rdx  
imulq %rdx, %rax
```

# reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?


$$((a \times b) \times c) \times d$$

```
imulq %rbx, %rax  
imulq %rcx, %rax  
imulq %rdx, %rax
```




$$(a \times b) \times (c \times d)$$

```
imulq %rbx, %rax  
imulq %rcx, %rdx  
imulq %rdx, %rax
```



# an OOO pipeline



# reorder buffer: on rename

phys  $\rightarrow$  arch. reg  
for new instrs

| arch.<br>reg | phys.<br>reg |
|--------------|--------------|
| %rax         | %x12         |
| %rcx         | %x17         |
| %rbx         | %x13         |
| %rdx         | %x07         |
| ...          | ...          |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
|            |        |             |       |                    |
|            |        |             |       |                    |

reorder buffer contains instructions started,  
but not fully finished new entries created on rename  
(not enough space? stall rename stage)



# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

reorder buffer (ROB)

remove  
here  
on commit



add here  
on rename



| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
|            |        |             |       |                    |
|            |        |             |       |                    |

place newly started instruction at end of buffer  
remember at least its destination register  
(both architectural and physical versions)

# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg            |
|-----------|----------------------|
| %rax      | %x12                 |
| %rcx      | %x17                 |
| %rbx      | %x13                 |
| %rdx      | <del>%x07</del> %x19 |
| ...       | ...                  |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

remove  
here  
on commit



reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |
|            |        |             |       |                    |

add here  
on rename



next renamed instruction goes in next slot, etc.

# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

reorder buffer (ROB)

remove  
here  
on commit



| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |
|            |        |             |       |                    |

add here  
on rename



# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
|            |        |             |       |                    |
|            |        |             |       |                    |

# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       | ✓                  |
|            |        |             |       |                    |
|            |        |             |       |                    |

instructions marked done in reorder buffer when computed but not removed ('committed') yet

# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30      |
| %rcx      | %x28      |
| %rbx      | %x23      |
| %rdx      | %x21      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       | ✓                  |
|            |        |             |       |                    |
|            |        |             |       |                    |

commit stage tracks architectural to physical register map  
for committed instructions

# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30      |
| %rcx      | %x28      |
| %rbx      | %x23 %x24 |
| %rdx      | %x21      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| %x23 |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 | ✓     |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       | ✓                  |
| 32         | 0x1230 | %rdx / %x19 |       |                    |

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

phys → arch. reg remove here  
for committed when committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30      |
| %rcx      | %x28      |
| %rbx      | %x23 %x24 |
| %rdx      | %x21      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| %x23 |

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

reorder buffer (ROB)

| instr num.    | PC                | dest. reg              | done?        | mispred? / except? |
|---------------|-------------------|------------------------|--------------|--------------------|
| <del>14</del> | <del>0x1233</del> | <del>%rbx / %x24</del> | <del>✓</del> | <del></del>        |
| 15            | 0x1239            | %rax / %x30            |              |                    |
| 16            | 0x1242            | %rcx / %x31            | ✓            |                    |
| 17            | 0x1244            | %rcx / %x32            |              |                    |
| 18            | 0x1248            | %rdx / %x34            | ✓            |                    |
| 19            | 0x1249            | %rax / %x38            | ✓            |                    |
| 20            | 0x1254            | PC                     |              |                    |
| 21            | 0x1260            | %rcx / %x17            |              |                    |
| ...           | ...               | ...                    | ...          | ...                |
| 31            | 0x129f            | %rax / %x12            |              | ✓                  |
| 32            | 0x1230            | %rdx / %x19            |              |                    |



# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x19      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |

reorder buffer (ROB)

| instr num.    | PC                | dest. reg              | done?        | mispred? / except? |
|---------------|-------------------|------------------------|--------------|--------------------|
| <del>14</del> | <del>0x1233</del> | <del>%rbx / %x24</del> | <del>✓</del> |                    |
| <del>15</del> | <del>0x1239</del> | <del>%rax / %x30</del> | <del>✓</del> |                    |
| <del>16</del> | <del>0x1242</del> | <del>%rcx / %x31</del> | <del>✓</del> |                    |
| <del>17</del> | <del>0x1244</del> | <del>%rcx / %x32</del> | <del>✓</del> |                    |
| <del>18</del> | <del>0x1248</del> | <del>%rdx / %x34</del> | <del>✓</del> |                    |
| <del>19</del> | <del>0x1249</del> | <del>%rax / %x38</del> | <del>✓</del> |                    |
| → 20          | 0x1254            | PC                     | ✓            | ✓                  |
| 21            | 0x1260            | %rcx / %x17            |              |                    |
| ...           | ...               | ...                    | ...          | ...                |
| 31            | 0x129f            | %rax / %x12            | ✓            |                    |
| 32            | 0x1230            | %rdx / %x19            |              |                    |
|               |                   |                        |              |                    |

# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x19      |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |

reorder buffer (ROB)

| instr num.    | PC                | dest. reg              | done?        | mispred? / except? |
|---------------|-------------------|------------------------|--------------|--------------------|
| <del>14</del> | <del>0x1233</del> | <del>%rbx / %x24</del> | <del>✓</del> |                    |
| <del>15</del> | <del>0x1239</del> | <del>%rax / %x30</del> | <del>✓</del> |                    |
| <del>16</del> | <del>0x1242</del> | <del>%rcx / %x31</del> | <del>✓</del> |                    |
| <del>17</del> | <del>0x1244</del> | <del>%rcx / %x32</del> | <del>✓</del> |                    |
| <del>18</del> | <del>0x1248</del> | <del>%rdx / %x34</del> | <del>✓</del> |                    |
| <del>19</del> | <del>0x1249</del> | <del>%rax / %x38</del> | <del>✓</del> |                    |
| → 20          | 0x1254            | PC                     | ✓            | ✓                  |
| 21            | 0x1260            | %rcx / %x17            |              |                    |
| ...           | ...               | ...                    | ...          | ...                |
| 31            | 0x129f            | %rax / %x12            | ✓            |                    |
| 32            | 0x1230            | %rdx / %x19            |              |                    |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

when committing a mispredicted instruction...  
this is where we undo mispredicted instructions

# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x38      |
| %rcx      | %x32      |
| %rbx      | %x24      |
| %rdx      | %x34      |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

copy commit register map into rename register map  
so we can start fetching from the correct PC

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 | ✓     |                    |
| 15         | 0x1239 | %rax / %x30 | ✓     |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 | ✓     |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          | ✓     | ✓                  |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 | ✓     |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |

# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x38      |
| %rcx      | %x32      |
| %rbx      | %x24      |
| %rdx      | %x34      |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |



free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 | ✓     |                    |
| 15         | 0x1239 | %rax / %x30 | ✓     |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 | ✓     |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          | ✓     | ✓                  |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 | ✓     |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |



...and discard all the mispredicted instructions  
(without committing them)

## better? alternatives

- can take snapshots of register map on each branch

  - don't need to reconstruct the table

  - (but how to efficiently store them)

- can reconstruct register map before we commit the branch instruction

  - need to let reorder buffer be accessed even more?

- can track more/different information in reorder buffer

# Intel Skylake OOO design

2015 Intel design — codename 'Skylake'

94-entry instruction queue-equivalent

168 physical integer registers

168 physical floating point registers

4 ALU functional units

but some can handle more/different types of operations than others

2 load functional units

but pipelined: supports multiple pending cache misses in parallel

1 store functional unit

224-entry reorder buffer

determines how far ahead branch mispredictions, etc. can happen

# check\_passphrase

```
int check_passphrase(const char *versus) {  
    int i = 0;  
    while (passphrase[i] == versus[i] &&  
           passphrase[i]) {  
        i += 1;  
    }  
    return (passphrase[i] == versus[i]);  
}
```

number of iterations = number matching characters

leaks information about passphrase, oops!

# exploiting check\_passphrase (1)

| guess | measured time |
|-------|---------------|
| aaaa  | $100 \pm 5$   |
| baaa  | $103 \pm 4$   |
| caaa  | $102 \pm 6$   |
| daaa  | $111 \pm 5$   |
| aaaa  | $99 \pm 6$    |
| faaa  | $101 \pm 7$   |
| gaaa  | $104 \pm 4$   |
| ...   | ...           |



## exploiting check\_passphrase (2)

| guess | measured time |
|-------|---------------|
| daaa  | $102 \pm 5$   |
| dbaa  | $99 \pm 4$    |
| dcaa  | $104 \pm 4$   |
| ddaa  | $100 \pm 6$   |
| deaa  | $102 \pm 4$   |
| dfaa  | $109 \pm 7$   |
| dgaa  | $103 \pm 4$   |
| ...   | ...           |

# timing and cryptography

lots of asymmetric cryptography uses big-integer math

example: multiplying 500+ bit numbers together

how do you implement that?

# big integer multiplication

say we have two 64-bit integers  $x, y$

and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide  $x, y$  into 32-bit parts:  $x = x_1 \cdot 2^{32} + x_0$  and  $y = y_1 \cdot 2^{32} + y_0$

then  $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 + x_0y_0$

# big integer multiplication

say we have two 64-bit integers  $x, y$

and want to 128-bit product, but our multiply instruction only does 64-bit products

one way to multiply:

divide  $x, y$  into 32-bit parts:  $x = x_1 \cdot 2^{32} + x_0$  and  $y = y_1 \cdot 2^{32} + y_0$

then  $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 + 1 \cdot 2^{32} + x_0y_0$

can extend this idea to arbitrarily large numbers

number of smaller multiplies depends on size of numbers!

# big integers and cryptography

naive multiplication idea:

- number of steps depends on size of numbers

problem: sometimes the value of the number is a secret

- e.g. part of the private key

oops! revealed through timing

# big integer timing attacks in practice (1)

early versions of OpenSSL (TLS implementation) had timing attack


Brumley and Boneh, "Remote Timing Attacks are Practical" (Usenix Security '03)

attacker could figure out bits of private key from timing

why? variable-time multiplication and modulus operations

got faster/slower depending on how input was related to private key

## big integer timing attacks in practice (2)



(a) The zero-one gap  $T_g - T_{g_{hi}}$  indicates that we can distinguish between bits that are 0 and 1 of the RSA factor  $q$  for 3 different randomly-generated keys. For clarity, bits of  $q$  that are 1 are omitted, as the  $x$ -axis can be used for reference for this case.

# browsers and website leakage

web browsers run code from untrusted webpages

one goal: can't tell what other webpages you visit



# some webpage leakage (1)

...as you can see [here](#), [here](#), and [here](#) ...

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

# some webpage leakage (1)

...as you can see [here](#), [here](#), and [here](#) ...

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href=~"foo.com"]')
).color
if (color == ...) { ... }
</script>
```

~~convenient feature 2: scripts can query current color of something~~

fix 1: `getComputedStyle` lies about the color

fix 2: limited styling options for visited links

## some webpage leakage (2)


one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine

## some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on **other things running on machine**



turns out, other webpages  
create distinct “signatures”

Figure from Cook et al, “There’s Always a Bigger Fish: Clarifying Analysis of Machine-Learning-Assisted Side-Channel Attack” (ISCA ’22)

**Figure 3: Example loop-counting traces collected over 15 seconds. Darker shades indicate smaller counter values and lower instruction throughput.**

# inferring cache accesses (1)

suppose I time accesses to array of chars:

reading array[0]: 3 cycles

reading array[64]: 4 cycles

reading array[128]: 4 cycles

reading array[192]: 20 cycles

reading array[256]: 4 cycles

reading array[288]: 4 cycles

...

what could cause this difference?

array[192] not in some cache, but others were

## inferring cache accesses (2)

some psuedocode:

```
char array[CACHE_SIZE];  
AccessAllOf(array);  
*other_address += 1;  
TimeAccessingArray();
```

suppose during these accesses I discover that `array[128]` is slower to access

probably because `*other_address` loaded into cache + evicted it

what do we know about `other_address`? (select all that apply)

- A. same cache tag    B. same cache index    C. same cache offset
- D. diff. cache tag    E. diff. cache index    F. diff. cache offset

# some complications (1)

caches often use physical, not virtual addresses

- (and need to know about physical address to compare index bits)

- (but can infer physical addresses with measurements/asking OS)

- (and often OS allocates contiguous physical addresses esp. w/ 'large pages')

storing/processing timings evicts things in the cache

- (but can compare timing with/without access of interest to check for this)

processor "pre-fetching" may load things into cache before access is timed

- (but can arrange accesses to avoid triggering prefetcher and make sure to measure with memory barriers)

some L3 caches use a simple hash function to select index instead of index bits

## exercise: inferring cache accesses (1)

```
char *array;  
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);  
LoadIntoCache(array, CACHE_SIZE);  
if (mystery) {  
    *pointer = 1;  
}  
if (TimeAccessTo(&array[index]) > THRESHOLD) {  
    /* pointer accessed */  
}
```

suppose pointer is 0x1000188

and cache (of interest) is direct-mapped, 32768 ( $2^{15}$ ) byte, 64-byte blocks

what array index should we check?



## exercise: inferring cache accesses (2)

```
char *other_array = ...;
char *array;
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
other_array[mystery] += 1;
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
    if (TimeAccessTo(&array[i]) > THRESHOLD) {
        /* found something interesting */
    }
}
```

other\_array at 0x200400, and interesting index is  $i=0x800$ , then what was mystery?

## exercise: inferring cache accesses (2)

```
char *array;  
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);  
LoadIntoCache(array, CACHE_SIZE);  
if (mystery) {  
    *pointer = 1;  
}  
if (TimeAccessTo(&array[index1]) > THRESHOLD ||  
    TimeAccessTo(&array[index2]) > THRESHOLD) {  
    /* pointer accessed */  
}
```

pointer is 0x1000188

cache is 2-way, 32768 ( $2^{15}$ ) byte, 64-byte blocks, ??? replacement

what array indexes should we check?

# PRIME+PROBE

name in literature: PRIME + PROBE

PRIME: fill cache (or part of it) with values

do thing that uses cache

PROBE: access those values again and see if it's slow

(one of several ways to measure how cache is used)

coined in attacks on AES encryption

## example: AES (1)

from Osvik, Shamir, and Tromer, “Cache Attacks and Countermeasures: the Case of AES” (2004)

early AES implementation used lookup table

goal: detect index into lookup table

index depended on key + data being encrypted

tricks they did to make this work


vary data being encrypted

subtract average time to look for what changes

lots of measurements

## example: AES (2)

from Osvik, Shamir, and Tromer, “Cache Attacks and Countermeasures: the Case of AES” (2004)



**Fig. 5.** Prime+Probe attack using 30,000 encryption calls on a 2GHz Athlon 64, attacking Linux 2.6.11 `dm-crypt`. The horizontal axis is the evicted cache set (i.e.,  $\langle y \rangle$  plus an offset due to the table's location) and the vertical axis is  $p_0$ . Left: raw timings (lighter is slower). Right: after subtraction of the average timing of the cache set. The bright diagonal reveals the high nibble of  $p_0 = 0x00$ .

## reading a value

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
AccessAllOf(array);
other_array[mystery * BLOCK_SIZE] += 1;
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
    if (CheckIfSlowToAccess(&array[i])) {
        ...
    }
}
```

with 32KB direct-mapped cache

suppose we find out that `array[0x400]` is slow to access

and `other_array` starts at address `0x100000`

what was `mystery`?

## revisiting an earlier example (1)

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
if (mystery) {
    *pointer += 1;
}
if (TimeAccessTo(&array[index]) > THRESHOLD) {
    /* pointer accessed */
}
```

what if mystery is false *but* branch mispredicted?

## revisiting an earlier example (2)

|                                 | cycle # | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---------------------------------|---------|---|---|---|---|---|---|---|---|---|---|----|----|
| <code>movq mystery, %rax</code> |         | F | D | R | I | E | E | E | W | C |   |    |    |
| <code>test %rax, %rax</code>    |         | F | D | R |   |   |   | I | E | W | C |    |    |
| <code>jz skip (mispred.)</code> |         | F | D | R |   |   |   | I | E | W | C |    |    |
| <code>mov pointer, %rax</code>  |         | F | D | R | I | E | E | E | W |   |   |    |    |
| <code>mov (%rax), %r8</code>    |         |   | F | D | R |   |   |   | I | E | W |    |    |
| <code>add \$1, %r8</code>       |         |   | F | D | R |   |   |   |   |   |   |    |    |
| <code>mov %r8, %rax</code>      |         |   |   | F | D | R |   |   |   |   |   |    |    |
| ...                             |         |   |   |   |   |   |   |   |   |   |   |    |    |
| <code>skip: ...</code>          |         |   |   |   |   |   |   |   | F | D | R |    |    |



# avoiding/triggering this problem

```
if (something false) {  
    access *pointer;  
}
```

what can we do to make access more/less likely to happen?

# reading a value without really reading it

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
AccessAllOf(array);
if (something false) {
    other_array[mystery * BLOCK_SIZE] += 1;
}
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
    if (CheckIfSlowToAccess(&array[i])) {
        ...
    }
}
```

if branch mispredicted, cache access may still happen

can find the value of mystery

# seeing past a segfault? (1)

```
Prime();  
if (something false) {  
    triggerSegfault();  
    Use(*pointer);  
}  
Probe();
```

could cache access for `*pointer` still happen?

yes, if:

- branch for if statement mispredicted, and
- `*pointer` starts before segfault detected

## seeing past a segfault? (2)

operations in virtual memory lookup:

- translate virtual to physical address

- check if access is permitted by permission bits

Intel processors: looks like these were separate steps, so...

```
Prime();
```

```
if (@2something false@) {
```

```
    int value = @3ReadMemoryMarkedNonReadbleInPageTable();@
```

```
    access other_array[value @4* ...@];
```

```
}
```

```
Probe();
```

# Meltdown

from Lipp et al, "Meltdown: Reading Kernel Memory from User Space"

```
// %rcx = kernel address  
// %rbx = array to load from to cause eviction  
xor %rax, %rax      // rax <- 0  
retry:  
  // rax <- memory[kernel address] (segfaults)  
  // but check for segfault done out-of-order on Intel  
movb (%rcx), %al  
  // rax <- memory[kernel address] * 4096 [speculated]  
  shl $0xC, %rax  
  jz retry           // not-taken branch  
  // access array[memory[kernel address] * 4096]  
  mov (%rbx, %rax), %rbx
```

# Meltdown

from Lipp et al, "Meltdown: Reading Kernel Memory from User Space"

```
// %rcx = kernel address
// %rbx = array base
xor %rax, %rax
retry:
    // rax ← memory[kernel address] (segfaults)
    // but check for segfault done out-of-order on Intel
    movb (%rcx), %al
    // rax ← memory[kernel address] * 4096 [speculated]
    shl $0xC, %rax
    jz retry // not-taken branch
    // access array[memory[kernel address] * 4096]
    mov (%rbx, %rax), %rbx
```

space out accesses by 4096  
ensure separate cache sets and  
avoid triggering prefetcher

viction

# Meltdown

from Lipp et al, "Meltdown: Reading Kernel Memory from User Space"

```
// %rcx repeat access if zero
// %rbx apparently value of zero speculatively read on
xor %rax, %rax when real value not yet available
retry:
// rax <- memory[kernel address] (segfaults)
// but check for segfault done out-of-order on Intel
movb (%rcx), %al
// rax <- memory[kernel address] * 4096 [speculated]
shl $0xC, %rax
jz retry // not-taken branch
// access array[memory[kernel address] * 4096]
mov (%rbx, %rax), %rbx
```

# Meltdown

from Lipp et al, "Meltdown: Reading Kernel Memory from User Space"

```
// %rcx access cache to allow measurement later
// %rbx in paper not with FLUSH+RELOAD instead of PRIME+PROBE technique
xor %rax, %rax
retry:
// rax <- memory[kernel address] (segfaults)
// but check for segfault done out-of-order on Intel
movb (%rcx), %al
// rax <- memory[kernel address] * 4096 [speculated]
shl $0xC, %rax
jz retry // not-taken branch
// access array[memory[kernel address] * 4096]
mov (%rbx, %rax), %rbx
```



# Meltdown

from Lipp et al, "Meltdown: Reading Kernel Memory from User Space"

segfault actually happens eventually

option 1: okay, just start a new process every time

option 2: way of suppressing exception (transactional memory support)

```
// rax <- memory[kernel address] (segfaults)  
// but check for segfault done out-of-order on Intel  
movb (%rcx), %al  
// rax <- memory[kernel address] * 4096 [speculated]  
shl $0xC, %rax  
jz retry // not-taken branch  
// access array[memory[kernel address] * 4096]  
mov (%rbx, %rax), %rbx
```

# Meltdown fix

HW: permissions check done with/before physical address lookup  
was already done by AMD, ARM apparently?  
now done by Intel

SW: separate page tables for kernel and user space  
don't have sensitive kernel memory pointed to by page table  
when user-mode code running  
unfortunate performance problem  
exceptions start with code that switches page tables

# reading a value without really reading it

```
char *array;
posix_memalign(&array, CACHE_SIZE, CACHE_SIZE);
AccessAllOf(array);
if (something false) {
    other_array[mystery * BLOCK_SIZE] += 1;
}
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
    if (CheckIfSlowToAccess(&array[i])) {
        ...
    }
}
```

if branch mispredicted, cache access may **still happen**

can find the value of `mystery`

## mistraining branch predictor?

```
if (something) {  
    CodeToRunSpeculatively()  
}
```

how can we have 'something' be false, but predicted as true

run lots of times with something true

then do actually run with something false

# contrived(?) vulnerable code (1)

suppose this C code is run with extra privileges

(e.g. in system call handler, library called from JavaScript in webpage, etc.)

assume x chosen by attacker

(example from original Spectre paper)

```
if (x < array1_size)
    y = array2[array1[x] * 4096];
```

## the out-of-bounds access (1)

```
char array1[...];
```

```
...
```

```
int secret;
```

```
...
```

```
y = array2[array1[x] * 4096];
```

suppose array1 is at 0x10000000 and

secret is at 0x103F0003;

what x do we choose to make array1[x] access first byte of secret?

## the out-of-bounds access (2)

```
char array1[...];
```

```
...
```

```
int secret;
```

```
...
```

```
y = array2[array1[x] * 4096];
```

suppose our cache has 64-byte blocks and 8192 sets

and `array2[0]` is stored in cache set 0

if the above evicts something in cache set 128,  
then what do we know about `array1[x]`?

## the out-of-bounds access (2)

```
char array1[...];
```

```
...
```

```
int secret;
```

```
...
```

```
y = array2[array1[x] * 4096];
```

suppose our cache has 64-byte blocks and 8192 sets

and `array2[0]` is stored in cache set 0

if the above evicts something in cache set 128,  
then what do we know about `array1[x]`?

is 2 or 254



# exploit with contrived(?) code

```
/* in kernel: */  
int systemCallHandler(int x) {  
    if (x < array1_size)  
        y = array2[array1[x] * 4096];  
    return y;  
}
```

---

```
/* exploiting code */  
/* step 1: mistrain branch predictor */  
for (a lot) {  
    systemCallHandler(0 /* less than array1_size */);  
}  
  
/* step 2: evict from cache using misprediction */  
Prime();  
systemCallHandler(targetAddress - array1Address);  
int evictedSet = ProbeAndFindEviction();  
int targetValue = (evictedSet - array2StartSet) / setsPer4K;
```

# really contrived?

```
char *array1; char *array2;  
if (x < array1_size)  
    y = array2[array1[x] * 4096];
```

times 4096 shifts so we can get lower bits of target value  
so all bits effect what cache block is used

---

## really contrived?

```
char *array1; char *array2;  
if (x < array1_size)  
    y = array2[array1[x] * 4096];
```

times 4096 shifts so we can get lower bits of target value  
so all bits effect what cache block is used

---

```
int *array1; int *array2;  
if (x < array1_size)  
    y = array2[array1[x]];
```

will still get *upper* bits of array1[x] (can tell from cache set)

can still read arbitrary memory!

want memory at 0x10000?

upper bits of 4-byte integer at 0x3FFFE

## bounds check in kernel

```
void SomeSystemCallHandler(int index) {  
    if (index > some_table_size)  
        return ERROR;  
    int x = table[some_table];  
    switch (other_table[x].foo) {  
        ...  
    }  
}
```

## context: Java script

JavaScript: scripts in webpages

for performance, compiled to assembly, run in browser

not supposed to be access arbitrary browser memory

example JavaScript code from paper:

```
if (index < simpleByteArray.length) {  
    index = simpleByteArray[index | 0];  
    index = (((index * 4096) | 0) & (32*1024*1024-1)) | 0;  
    localJunk ^= probeTable[index|0] | 0;  
}
```

web page runs a lot to train branch predictor

then does run with out-of-bounds index

examines what's evicted by probeTable access

## other misprediction

so far: talking about mispredicting direction of branch

what about mispredicting target of branch in, e.g.:

```
// possibly from C code like:  
//    (*function_pointer)();  
jmp *%rax
```

```
// possibly from C code like:  
//    switch(rcx) { ... }  
jmp *(%rax,%rcx,8)
```

## an idea for predicting indirect jumps

for jumps like `jmp *%rax` predict target with cache:

| bottom 12 bits of jmp address | last seen target |
|-------------------------------|------------------|
|-------------------------------|------------------|

|         |          |
|---------|----------|
| 0x0–0x7 | 0x200000 |
|---------|----------|

|         |          |
|---------|----------|
| 0x8–0xF | 0x440004 |
|---------|----------|

|           |          |
|-----------|----------|
| 0x10–0x18 | 0x4CD894 |
|-----------|----------|

|           |          |
|-----------|----------|
| 0x18–0x20 | 0x510194 |
|-----------|----------|

|           |          |
|-----------|----------|
| 0x20–0x28 | 0x4FF194 |
|-----------|----------|

...

...

|              |          |
|--------------|----------|
| 0xFF8–0xFFFF | 0x3F8403 |
|--------------|----------|

Intel Haswell CPU did something similar to this

uses bits of last several jumps, not just last one

can mistrain this branch predictor

# using mispredicted jump

- 1: find some kernel function with `jmp *%rax`
- 2: mistrain branch target predictor for it to jump to chosen code  
use code at address that conflicts in “recent jumps cache”
- 3: have chosen code be attack code (e.g. array access)  
either write special code OR  
find suitable instructions (e.g. array access) in existing kernel code



# Spectre variants

showed Spectre variant 1 (array bounds), 2 (indirect jump)  
from original paper

other possible variations:

- could cause other things to be mispredicted

  - prediction of where functions return to?

  - values instead of which code is executed?

- could use side-channel other than data cache changes

  - instruction cache

  - cache of pending stores not yet committed

  - contention for resources on multi-threaded CPU core

  - branch prediction changes

  - ...

# some Linux kernel mitigations (1)

replace `array[x]` with  
`array[x & ComputeMask(x, size)]`

...where `ComputeMask()` returns

0 if  $x > \text{size}$

0xFFFF...F if  $x \leq \text{size}$

...and `ComputeMask()` does not use jumps:

```
mov x, %r8
mov size, %r9
cmp %r9, %r8
sbb %rax, %rax // sbb = subtract with borrow
                // either 0 or -1
```

## some Linux kernel mitigations (2)

for indirect branches:

with hardware help:

- separate indirect (computed) branch prediction for kernel v user mode
- other branch predictor isolation changes

without hardware help:

- transform `jmp *(%rax)`, etc. into code that will only be predicted to jump to safe locations (by writing assembly very carefully)

# only safe prediction

as replacement for `jmp *(%rax)`

code from Intel's "Retpoline: A Branch Target Injection Mitigation"


```
    call load_label
capture_ret_spec:                /* <-- want prediction to go here
    pause
    lfence
    jmp capture_ret_spec
load_label:
    mov %rax, (%rsp)
    ret
```

**backup slides**

**backup slides**

# backup slides

# an OOO pipeline





# reorder buffer: on rename

phys  $\rightarrow$  arch. reg  
for new instrs

| arch.<br>reg | phys.<br>reg |
|--------------|--------------|
| %rax         | %x12         |
| %rcx         | %x17         |
| %rbx         | %x13         |
| %rdx         | %x07         |
| ...          | ...          |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
|            |        |             |       |                    |
|            |        |             |       |                    |

reorder buffer contains instructions started,  
but not fully finished new entries created on rename  
(not enough space? stall rename stage)

# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

reorder buffer (ROB)

remove  
here  
on commit



add here  
on rename



| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
|            |        |             |       |                    |
|            |        |             |       |                    |

place newly started instruction at end of buffer  
remember at least its destination register  
(both architectural and physical versions)

# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg            |
|-----------|----------------------|
| %rax      | %x12                 |
| %rcx      | %x17                 |
| %rbx      | %x13                 |
| %rdx      | <del>%x07</del> %x19 |
| ...       | ...                  |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

remove  
here  
on commit



reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |
|            |        |             |       |                    |

add here  
on rename



next renamed instruction goes in next slot, etc.

# reorder buffer: on rename

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x23 |
| ...  |
| ...  |

reorder buffer (ROB)

remove  
here  
on commit



| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x23 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |
|            |        |             |       |                    |

add here  
on rename



# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 |       |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 |       |                    |
| 19         | 0x1249 | %rax / %x38 |       |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       |                    |
|            |        |             |       |                    |
|            |        |             |       |                    |

# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       | ✓                  |
|            |        |             |       |                    |
|            |        |             |       |                    |

instructions marked done in reorder buffer when computed but not removed ('committed') yet

# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30      |
| %rcx      | %x28      |
| %rbx      | %x23      |
| %rdx      | %x21      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 |       |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       | ✓                  |
|            |        |             |       |                    |
|            |        |             |       |                    |

commit stage tracks architectural to physical register map  
for committed instructions



# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30      |
| %rcx      | %x28      |
| %rbx      | %x23 %x24 |
| %rdx      | %x21      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| %x23 |

remove  
here →  
on commit

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 | ✓     |                    |
| 15         | 0x1239 | %rax / %x30 |       |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 |       |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          |       |                    |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 |       | ✓                  |
| 32         | 0x1230 | %rdx / %x19 |       |                    |

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

# reorder buffer: on commit

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x07 %x19 |
| ...       | ...       |

phys → arch. reg remove here  
for committed when committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30      |
| %rcx      | %x28      |
| %rbx      | %x23 %x24 |
| %rdx      | %x21      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| %x23 |

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

reorder buffer (ROB)

| instr num.    | PC                | dest. reg              | done?        | mispred? / except? |
|---------------|-------------------|------------------------|--------------|--------------------|
| <del>14</del> | <del>0x1233</del> | <del>%rbx / %x24</del> | <del>✓</del> | <del></del>        |
| 15            | 0x1239            | %rax / %x30            |              |                    |
| 16            | 0x1242            | %rcx / %x31            | ✓            |                    |
| 17            | 0x1244            | %rcx / %x32            |              |                    |
| 18            | 0x1248            | %rdx / %x34            | ✓            |                    |
| 19            | 0x1249            | %rax / %x38            | ✓            |                    |
| 20            | 0x1254            | PC                     |              |                    |
| 21            | 0x1260            | %rcx / %x17            |              |                    |
| ...           | ...               | ...                    | ...          | ...                |
| 31            | 0x129f            | %rax / %x12            |              | ✓                  |
| 32            | 0x1230            | %rdx / %x19            |              |                    |

# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x19      |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |

reorder buffer (ROB)

| instr num.    | PC                | dest. reg              | done?        | mispred? / except? |
|---------------|-------------------|------------------------|--------------|--------------------|
| <del>14</del> | <del>0x1233</del> | <del>%rbx / %x24</del> | <del>✓</del> |                    |
| <del>15</del> | <del>0x1239</del> | <del>%rax / %x30</del> | <del>✓</del> |                    |
| <del>16</del> | <del>0x1242</del> | <del>%rcx / %x31</del> | <del>✓</del> |                    |
| <del>17</del> | <del>0x1244</del> | <del>%rcx / %x32</del> | <del>✓</del> |                    |
| <del>18</del> | <del>0x1248</del> | <del>%rdx / %x34</del> | <del>✓</del> |                    |
| <del>19</del> | <del>0x1249</del> | <del>%rax / %x38</del> | <del>✓</del> |                    |
| → 20          | 0x1254            | PC                     | ✓            | ✓                  |
| 21            | 0x1260            | %rcx / %x17            |              |                    |
| ...           | ...               | ...                    | ...          | ...                |
| 31            | 0x129f            | %rax / %x12            | ✓            |                    |
| 32            | 0x1230            | %rdx / %x19            |              |                    |
|               |                   |                        |              |                    |

# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x12      |
| %rcx      | %x17      |
| %rbx      | %x13      |
| %rdx      | %x19      |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |

reorder buffer (ROB)

| instr num.    | PC                | dest. reg              | done?        | mispred? / except? |
|---------------|-------------------|------------------------|--------------|--------------------|
| <del>14</del> | <del>0x1233</del> | <del>%rbx / %x24</del> | <del>✓</del> |                    |
| <del>15</del> | <del>0x1239</del> | <del>%rax / %x30</del> | <del>✓</del> |                    |
| <del>16</del> | <del>0x1242</del> | <del>%rcx / %x31</del> | <del>✓</del> |                    |
| <del>17</del> | <del>0x1244</del> | <del>%rcx / %x32</del> | <del>✓</del> |                    |
| <del>18</del> | <del>0x1248</del> | <del>%rdx / %x34</del> | <del>✓</del> |                    |
| <del>19</del> | <del>0x1249</del> | <del>%rax / %x38</del> | <del>✓</del> |                    |
| → 20          | 0x1254            | PC                     | ✓            | ✓                  |
| 21            | 0x1260            | %rcx / %x17            |              |                    |
| ...           | ...               | ...                    | ...          | ...                |
| 31            | 0x129f            | %rax / %x12            | ✓            |                    |
| 32            | 0x1230            | %rdx / %x19            |              |                    |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

when committing a mispredicted instruction...  
this is where we undo mispredicted instructions

# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x38      |
| %rcx      | %x32      |
| %rbx      | %x24      |
| %rdx      | %x34      |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |

free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

copy commit register map into rename register map  
so we can start fetching from the correct PC

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 | ✓     |                    |
| 15         | 0x1239 | %rax / %x30 | ✓     |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 | ✓     |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          | ✓     | ✓                  |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 | ✓     |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |

# reorder buffer: commit mispredict (one way)

phys → arch. reg  
for new instrs

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x38      |
| %rcx      | %x32      |
| %rbx      | %x24      |
| %rdx      | %x34      |
| ...       | ...       |

phys → arch. reg  
for committed

| arch. reg | phys. reg |
|-----------|-----------|
| %rax      | %x30 %x38 |
| %rcx      | %x31 %x32 |
| %rbx      | %x23 %x24 |
| %rdx      | %x21 %x34 |
| ...       | ...       |



free list

|      |
|------|
| %x19 |
| %x13 |
| ...  |
| ...  |

reorder buffer (ROB)

| instr num. | PC     | dest. reg   | done? | mispred? / except? |
|------------|--------|-------------|-------|--------------------|
| 14         | 0x1233 | %rbx / %x24 | ✓     |                    |
| 15         | 0x1239 | %rax / %x30 | ✓     |                    |
| 16         | 0x1242 | %rcx / %x31 | ✓     |                    |
| 17         | 0x1244 | %rcx / %x32 | ✓     |                    |
| 18         | 0x1248 | %rdx / %x34 | ✓     |                    |
| 19         | 0x1249 | %rax / %x38 | ✓     |                    |
| 20         | 0x1254 | PC          | ✓     | ✓                  |
| 21         | 0x1260 | %rcx / %x17 |       |                    |
| ...        | ...    | ...         | ...   | ...                |
| 31         | 0x129f | %rax / %x12 | ✓     |                    |
| 32         | 0x1230 | %rdx / %x19 |       |                    |



...and discard all the mispredicted instructions  
(without committing them)

## better? alternatives

- can take snapshots of register map on each branch


  - don't need to reconstruct the table  
(but how to efficiently store them)

- can reconstruct register map before we commit the branch instruction

  - need to let reorder buffer be accessed even more?


- can track more/different information in reorder buffer

# exceptions and OOO (one strategy)





# exceptions and OOO (one strategy)




free regs for new instrs

|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

# exceptions and OOO (one strategy)



free regs for new instrs

|     |
|-----|
| X19 |
| X23 |
| ... |


| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

done instrs  
committed in order

new instrs added

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 |       |         |
| 18         | 0x1248 | RDX / X34 |       |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  |       |         |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# exceptions and OOO (one strategy)



free regs for new instrs      for complete instrs


|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X21       |
| RCX       | X2 X32    |
| RBX       | X48       |
| RDX       | X37       |
| ...       | ...       |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 |       |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  |       |         |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# exceptions and OOO (one strategy)




|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X21       |
| RCX       | X2 X32    |
| RBX       | X48       |
| RDX       | X37       |
| ...       | ...       |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 |       |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  |       |         |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# exceptions and OOO (one strategy)




|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X21       |
| RCX       | X2 X32    |
| RBX       | X48       |
| RDX       | X37       |
| ...       | ...       |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 |       |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  | ✓     | ✓       |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# exceptions and OOO (one strategy)




|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X21 X38   |
| RCX       | X2 X32    |
| RBX       | X48       |
| RDX       | X37 X34   |
| ...       | ...       |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 | ✓     |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  | ✓     | ✓       |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# exceptions and OOO (one strategy)




|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X38       |
| RCX       | X32       |
| RBX       | X48       |
| RBX       | X34       |
| ...       | ...       |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X21 X38   |
| RCX       | X2 X32    |
| RBX       | X48       |
| RDX       | X37 X34   |
| ...       | ...       |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 | ✓     |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  | ✓     | ✓       |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# exceptions and OOO (one strategy)



|     |
|-----|
| X19 |
| X23 |
| ... |


| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X38       |
| RCX       | X32       |
| RBX       | X48       |
| RBX       | X34       |
| ...       | ...       |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X21 X38   |
| RCX       | X2 X32    |
| RBX       | X48       |
| RDX       | X37 X34   |
| ...       | ...       |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 | ✓     |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  | ✓     | ✓       |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |



# exceptions and OOO (one strategy)



variation: could store architectural reg. values instead of mapping for completed instrs. (and copy values instead of mapping on exception)

free regs for new instrs for complete instrs


|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

| arch. reg | value    |
|-----------|----------|
| RAX       | 0x12343  |
| RCX       | 0x234543 |
| RBX       | 0x56782  |
| RDX       | 0xF83A4  |
| ...       | ...      |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 | ✓     |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  | ✓     | ✓       |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# exceptions and OOO (one strategy)



stopping instructions in progress for exception  
similar to how 'squashing' mispredicted instructions

free regs for new instrs      for complete instrs

|     |
|-----|
| X19 |
| X23 |
| ... |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X15       |
| RCX       | X17       |
| RBX       | X13       |
| RBX       | X07       |
| ...       | ...       |

| arch. reg | phys. reg |
|-----------|-----------|
| RAX       | X21 X38   |
| RCX       | X2 X32    |
| RBX       | X48       |
| RDX       | X37 X34   |
| ...       | ...       |

| instr num. | PC     | dest. reg | done? | except? |
|------------|--------|-----------|-------|---------|
| ...        | ...    | ...       | ...   | ...     |
| 17         | 0x1244 | RCX / X32 | ✓     |         |
| 18         | 0x1248 | RDX / X34 | ✓     |         |
| 19         | 0x1249 | RAX / X38 | ✓     |         |
| 20         | 0x1254 | R8 / X05  | ✓     | ✓       |
| 21         | 0x1260 | R8 / X06  |       |         |
| ...        | ...    | ...       | ...   | ...     |

# handling memory accesses?

one idea:

list of done + uncommitted loads+stores

execute load early + double-check on commit


- have data cache watch for changes to addresses on list
- if changed, treat like branch misprediction

loads check list of stores so you read back own values


actually finish store on commit

- maybe treat like branch misprediction if conflict?

# the open-source BROOM pipeline




# data flow model and limits



```
for (int i = 0; i < N; i += K) {  
    sum += A[i];  
    sum += A[i+1];  
    ...  
}
```

# data flow model and limits




each yellow box = instruction

arrows = dependencies


instructions only executed when dependencies

# data flow model and limits




three ops/cycle (if each one cycle)

# data flow model and limits






## better data-flow



## better data-flow



## better data-flow

