Changelog

18 Apr 2023: adjust spacing on control hazard pipeline diagram exercise

18 Apr 2023: fix static prediction exercise: adjust jl to jg, use for_loop_top label at bottom correctly, adjust comments to match assembly

18 Apr 2023: predict: repeat last: have assembly use jnz instead of jz

18 Apr 2023: fix static prediction exercise: correctly name forward-NOT-taken, backward TAKEN

so far

automating building programs

HW tools for OSes exceptions, virtual memory

OS security policies accounts

networking layers, secure communication

threading+concurrency

HW performance tricks caching, pipelining

last time (1)

data hazard problem pipelining changes order of register reads/writes

hazard v dependency

forwarding to resolve data hazard

value available before it is stored

add 'shortcut' to send to right place

add logic to select shortcut conditionally (compare register #s)

last time (2)

forwarding paths + choosing most recent version combining stalling with forwarding control hazards can't figure out next instruction after fetch?

anonymous feedback (1)

"Are you going to post a study guide for the final? I think this class is a bit all over the place, so it would be really nice to have maybe a practice exam, or some sort of study guide so that we know how to study. Thanks:)"

```
probably not going to have a practice exam do now have some exams from pilot posted likely going to try to look over what's covered in schedule in writing exam (roughly equal weight for each week of class)
```

anonymous feedback (2)

"The exercises in class are actually insanely helpful in helping me understand the topic. Also, you're a goated professor and teach the class so well even though the course material is very difficult."

re: exercises — definitely try to have them for most topics (also helpful for me to know if everyone's lost)

"What are some of your hobbies?" hiking, birding, drawing

anonymous feedback (3)

"Some of the TA's do a horrible job of going to their own OH. I sat on discord for over an hour and a half on Monday and none of the scheduled TAs were even on discord. This is not an easy class and when I show up to get help, it should be available as advertised."

This indeed is something that should not happen...

quiz Q1

```
cycle time = longest stage time = 500 ps
fetch starts at time Ops
decode starts at time 500ps
execute starts at time 1000ps
memory starts at time 1500ps
writeback starts at time 2000ps
```

quiz Q2

no hazards: once pipeline full start/finish one new instruction every cycle

first instruction finishes after 6 cycles

then 1 instruction finishes every cycle

$$\rightarrow (6 + 99 \ 999 \ 999)$$
 cycles

$$\approx 100\ 000\ 000 \cdot 600 \mathrm{ps} = 60\ \mathrm{ms}$$

quiz Q3ab

higher latency

6 to 5 pipeline stages by combining two stages

cycle time likely to be higher
if third+fourth stage were slowest, maybe slightly less than twice
if third+fourth stage were fastest, maybe only slightly
if not higher, than we started with a poor choice of pipeline stages
higher cycle time → lower throughput

forwarding
if pipeline stages are well-balanced before/after change, lower latency

assuming stalls are not extremely common, which is likely with

if pipeline stages not well-balanced after, more wasted time ightarrow

quiz Q4

usually fetch new instruction + complete new instruction every cycle

5% take two extra cycles to fetch new instruction implies later two extra cycles to complete new instruction

10% take one extra cycle

$$(1+.05*2+.1*1)=1.2$$
 average cycles per instruction

 $\times 1000$ ps = 1200 ps average time

quiz Q5

if no hazards:

```
addq %r8, %r9 F1 F2 D E1 E2 E3+M1 M2 W xorq %r8, %r11 F1 F2 D E1 E2 E2 M1 M2 W subq ***, %r10 F1 F2 D E1 E2 E3 M1 M2 W but subq uses %r9 from addq, so it can't start E1 until after addq computes its value
```

```
cmpq %r8, %r9
       ine LABEL
                   // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cvcle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                             М
ine LABEL
                                             Ε
                                                   W
(do nothing)
                                             D
                                                   М
(do nothing)
                                                   Е
xorq %r10, %r11
                                                        М
                                                   D
movq %r11, 0(%r12)
•••
```

```
cmpq %r8, %r9
       ine LABEL
                   // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                          compare sets flags | E
ine LABEL
                                                   W
                                           D
(do nothing)
                                              D
                                                   М
(do nothing)
                                                    Е
xorq %r10, %r11
                                                   D
                                                         M
mova %r11, 0(%r12)
•••
```

```
cmpq %r8, %r9
       ine LABEL
                  // not taken
       xorq %r10, %r11
       movq %r11, 0(%r12)
                            cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
ine LABEL compute if jump goes to LABED
(do nothing)
                                                 М
(do nothing)
                                                 Е
xorq %r10, %r11
                                                      M
mova %r11, 0(%r12)
```

```
cmpq %r8, %r9
       ine LABEL
                   // not taken
       xorq %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                             М
ine LABEL
(do nothing)
                                                   М
(do nothing)
                                                   Е
xorq %r10, %r11
                             use computed result | F
                                                        M
mova %r11, 0(%r12)
```

making guesses

```
cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)
...
```

```
LABEL: addq %r8, %r9 imul %r13, %r14
```

speculate (guess): jne won't go to LABEL

right: 2 cycles faster!; wrong: undo guess before too late

jXX: speculating right (1)

```
cmpq %r8, %r9
       ine LABEL
       xora %r10, %r11
       movq %r11, 0(%r12)
        . . .
LABEL: addg %r8, %r9
       imul %r13, %r14
                               cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
                                                М
ine LABEL
                                                Ε
xorg %r10, %r11
                                                D
                                                     М
movq %r11, 0(%r12)
                                                      F
```

•••

jXX: speculating wrong

```
cycle # 0 1 2 3 4 5 6 7 8
cmpq %r8, %r9
ine LABEL
                            D
xorq %r10, %r11
                            F
(inserted nop)
movg %r11, 0(%r12)
                              F
(inserted nop)
                                   F
LABEL: addg %r8, %r9
                                        М
                                   D
imul %r13, %r14
```

17

jXX: speculating wrong

```
cycle # 0 1 2 3 4 5 6 7 8
cmpg %r8, %r9
ine LABEL
                          F
                             D
xorq %r10, %r11
                                  instruction "squashed"
(inserted nop)
movg %r11, 0(%r12)
                                  instruction "squashed"
(inserted nop)
                                     F
LABEL: addg %r8, %r9
                                        Е
                                          М
                                     D
imul %r13, %r14
```

17

"squashed" instructions

on misprediction need to undo partially executed instructions

mostly: remove from pipeline registers

more complicated pipelines: replace written values in cache/registers/etc.

performance

hypothetical instruction mix

kind	portion	cycles (predict not-taken)	
taken jXX	3%	3	3
non-taken jXX	5%	1	3
others	92%	1*	1*

performance

hypothetical instruction mix

kind	portion	cycles (predict not-taken)	cycles (stall)
taken jXX	3%	3	3
non-taken jXX	5%	1	3
others	92%	1*	1*

predict:
$$3 \times .03 + 1 \times .05 + 1 \times .92 = \frac{1.06 \text{ cycles/instr.}}{1.06 \text{ cycles/instr.}}$$
 stall: $3 \times .03 + 3 \times .05 + 1 \times .92 = \frac{1.16 \text{ cylces/instr.}}{1.09 \approx 1.09 \text{x faster}}$

exercise: control hazard timing+forwarding?

with F/D/E/M/W: what is fetched when? what is forwarded? cycle # 0 1 2 3 4 5 6 7 8 9 10 (1) addg %rcx, %r9

(2) **jne** foo (predicted taken, actually not)

(3) **subq** %rax, %r9

(4) call bar(5) bar: pushq %r9

```
with F/D/E/M/W: what is fetched when? what is forwarded? cycle \# 0 1 2 3 4 5 6 7 8 9 10
```

(1) addq %rcx, %r9 F D E M

(2c) ... (mispred.)
(3) subq %rax, %r9

(5) bar: pushq %r9

E

with F/D/E/M/W: what is fetched when? what is forwarded?

```
cvcle # 0 1 2 3 4 5 6 7 8 9
(1) addq %rcx, %r9 F D E M
```

(2) ine foo (predicted F D + F

(2b) foo: ... (mispred.) D (2c) ... (mispred.)

(3) **subq** %rax, %r9

taken, actually not)

(4) call bar

(5) bar: pushq %r9

i pass flags

F D F M W

taken, actually not)
(2b) foo: ... (mispred.)

(2) ine foo (predicted

- (2c) ... (mispred.)
- (3) subq %rax, %r9
- (4) call bar
- (5) bar: pushq %r9

F D E M W "squashed"

```
with F/D/E/M/W: what is fetched when? what is forwarded?
                  cycle # 0 1 2 3 4 5 6 7 8 9 10
(1) addq %rcx, %r9 F D E M W
                                    pass flags
                              F D E M W
F D E M W
F D E M W
receive corrected PC
(2) ine foo (predicted
taken, actually not)
(2b) foo: ... (mispred.)
(2c) ... (mispred.)
(3) subq %rax, %r9
(4) call bar
```

(5) bar: pushq %r9

2

with F/D/E/M/W: what is fetched when? what is forwarded?

cycle # 0 1 2 3 4 5 6 7 8 9 (1) addq %rcx, %r9 F D E M W (2) ine foo (predicted

taken, actually not) (2b) foo: ... (mispred.)

(3) **subq** %rax, %r9 (4) call bar

pass flag.

F D E M W
F D E M W
F Cecive corrected PC
F D E M W
F D F (2c) ... (mispred.)

(5) bar: pushq %r9

with F/D/E/M/W: what is fetched when? what is forwarded?

taken, actually not) (2b) foo: ... (mispred.) (2c) ... (mispred.)

(3) **subq** %rax, %r9

(4) call bar

(5) bar: pushq %r9

exercise: with different pipeline

```
with F/D/E1/E2/M/W
             cvcle # 0 1 2 3 4 5 6 7 8 9 10
```


```
(1) addg %rcx, %r9
```

(5) bar: pushq %r9

(3) **subq** %rax, %r9

[solution]: with different pipeline

```
with F/D/E1/E2/M/W
```



(1) addq %rcx, %r9 F D E1 E2 M W

(2c) mispredicted	F	D	Ε1
(2d) mispredicted		F	D
(3) subq %rax, %r9		•	F

(4) call bar

(5) bar: pushq %r9

F D E1 E2 M W

static branch prediction

forward (target > PC) not taken; backward taken intuition: loops: LOOP: ... ie LOOP LOOP: ... ine SKIP LOOP imp LOOP SKIP LOOP:


exercise: static prediction


how many mispreditions for ie? for il?


```
.global foo
foo:
    xor %eax, %eax // eax <- 0</pre>
foo loop top:
    test $0x1, %edi
    je foo_loop_bottom // if (edi & 1 == 0) goto .Lskip
    add %edi, %eax
foo_loop_bottom:
    dec \%edi  // edi = edi - 1
    jg for_loop_top // if (edi > 0) goto for_loop_top
    ret
suppose \%edi = 3 (initially)
and using forward-not-taken, backwards-taken strategy:
```


2


predict: repeat last






















29


to fetch stage




prediction to fetch stage




to fetch stage





prediction to fetch stage



to fetch stage







collisions?

two branches could have same hashed PC nothing in table tells us about this versus direct-mapped cache: had *tag bits* to tell

is it worth it?

adding tag bits makes table *much* larger and/or slower but does anything go wrong when there's a collision?

collision results

```
possibility 1: both branches usually taken no actual conflict — prediction is better(!)
```

possibility 2: both branches usually not taken no actual conflict — prediction is better(!)

possibility 3: one branch taken, one not taken performance probably worse

1-bit predictor for loops

predicts first and last iteration wrong

example: branch to beginning — but same for branch from beginning to end

everything else correct

exercise

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

```
predicted
branch
                  outcome
mod 3
       ???
       ???
break
mod 3
```

break

mod 3

break

mod 3

break

mod 3

break

mod 3

break

mod 3 la .. a a l .

Ν

Ν

Ν

3

3

4

48

49

49

50

```
Ν
Ν
```








correct?


???

???





overall: 64/100



mod 3: correct for i=2,5,8,...,49 (16/50)

```
predicted
branch
mod 3
```

break mod 3

break

mod 3

break

mod 3

break

mod 3

break

mod 3

break

mod 3 la .. a a l .

Ν

Ν

Ν

Ν

Ν

3

3

4

48

49

49

50

```
outcome
???
```









correct?






overall: 64/100

int i = 0;





mod 3: correct for i=2,5,8,...,49 (16/50)







```
predicted
branch
                  outcome
mod 3
       ???
       ???
break
mod 3
break
        Ν
mod 3
        N
```

Ν

Ν

Ν

Ν

Ν

Ν

break

mod 3

break

mod 3

break

mod 3

break

mod 3 la .. a a l .

3

3

4

48

49

49

50

```
???
```

N



correct?

???



overall: 64/100

while (true) {

int i = 0;

mod 3: correct for i=2,5,8,...,49 (16/50)

Ν

Ν

Ν

Ν

Ν

Ν

3

3

4

48

49

49

50

break

mod 3

break

mod 3

break

mod 3

break

mod 3 la .. a a l .

```
mod 3: correct for i=2,5,8,...,49 (16/50)
        predicted
branch
                   outcome
                             correct?
mod 3
        ???
                              ???
                                        break: correct for i=2,3,...,48 (48/50)
       ???
                             ???
                                        overall: 64/100
break
mod 3
                                        int i = 0;
break
        Ν
                                        while (true) {
mod 3
        Ν
```

N

if (i % 3 == 0) goto next; next: i += 1;

if (i == 50) break;

```
predicted
branch
                  outcome
mod 3
       ???
      ???
break
mod 3
```

Ν

Ν

Ν

Ν

Ν

Ν

break

mod 3

break

mod 3

break

mod 3

break

mod 3

break

mod 3 l. l .

3

3

4

48

49

49

50









correct?

???





overall: 64/100

int i = 0;

mod 3: correct for i=2,5,8,...,49 (16/50)

beyond local 1-bit predictor

can predict using more historical info

whether taken last several times example: taken 3 out of 4 last times \rightarrow predict taken

pattern of how taken recently

example: if last few are T, N, T, N, T, N; next is probably T makes two branches hashing to same entry not so bad

outcomes of last N conditional jumps ("global history") take into account conditional jumps in surrounding code example: loops with if statements will have regular patterns

predicting ret: ministack of return addresses

predicting ret — ministack in processor registers push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers


baz return address
bar return address
foo return address

(partial?) stack in CPU registers

stack in memory

4-entry return address stack

4-entry return address stack in CPU



next saved return address from call

on call: increment index, save return address in that slot

1-cycle fetch?

assumption so far:

1 cycle to fetch instruction + identify if jmp, etc.

often not really practical

especially if:

complex machine code format many pipeline stages more complex instruction cache (future idea) fetching 2+ instructions/cycle

branch target buffer

what if we can't decode LABEL from machine code for jmp LABEL or jle LABEL fast?

will happen in more complex pipelines

what if we can't decode that there's a RET, CALL, etc. fast?

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••	•••			•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	
0	
0	•••
0	•••
•••	•••
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

. .

0x400031: ret

.. ...

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	ЈМР	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	••	•••			•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	
0	•••

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

. .

0x400031: ret

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0×00	1	0x400	5	Jxx	0x3FFFF3	•••
0×01	1	0x401	С	JMP	0x401035	
0x02	0					
0x03	1	0x400	9	RET		•••
•••	•••	•••		•••	•••	•••
0xFF	1	0x3FF	8	CALL	0x404033	•••

valid	
1	•••
0	•••
0	•••
0	•••
•••	•••
0	

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax

0x400005: jle 0x3FFFF3

•

0x400031: ret

41

indirect branch prediction

```
for instructions like: jmp *%rax or jmp *(%rax, %rcx, 8)
```

simple idea: lookup jmp in cache table to see what happened last time

```
extension: table of (last few jmp instructions, target address) can predict even when %rax, etc. vary example: polymorphic method call idea implemented by Intel's Haswell chips
```

backup slides

exercise: forwarding paths (2)

cycle # 0 1 2 3 4 5 6 7 8
addq %r8, %r9

subq %r8, %r9
ret (goes to andq)
andq %r10, %r9

in subq, %r8 is _____ addq. in subq, %r9 is _____ addq.

in andq, %r9 is _____ subq. in andq, %r9 is _____ addq.

A: not forwarded from {execute memory writeback} stage of

4

beyond 1-bit predictor

devote more space to storing history

main goal: rare exceptions don't immediately change prediction

example: branch taken 99% of the time

1-bit predictor: wrong about 2% of the time


1% when branch not taken


1% of taken branches right after branch not taken

new predictor: wrong about 1% of the time


1% when branch not taken

2-bit saturating counter






2-bit saturating counter



value increases to 'strongest' taken value

2-bit saturating counter



branch almost always taken, then not taken once: still predicted as taken

example

×	0x40041B	movq \$4,%rax
	0x400423	
		decq %rax
		jz 0x400423
	0x40042B	• • •

iter.	table	prediction	outcome	table
itei.	before	prediction		after
1	01	not taken	taken	10
2	10	taken	taken	11
3	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11
2	11	taken	taken	11
_	11	taken	taken	11
4	11	taken	not taken	10
1	10	taken	taken	11

generalizing saturating counters

2-bit counter: ignore one exception to taken/not taken

3-bit counter: ignore more exceptions

 $000 \leftrightarrow 001 \leftrightarrow 010 \leftrightarrow 011 \leftrightarrow 100 \leftrightarrow 101 \leftrightarrow 110 \leftrightarrow 111$

000-011: not taken

100-111: taken

exercise

```
use 2-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional branch misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0) goto next;
next:
  i += 1;
  if (i == 50) break;
```

exercise soln (1) predicted branch outcome

10 (T)

00 (N)

01 (N)

00 (N)

00 (N)

00 (N)

00 (N)

00 (N)

01 (N)

00 (N)

00 (N)

 $\Omega_1 (NI)$

```
mod 3
        01 (N)
break
        01 (N)
```

mod 3

break

mod 3

L

3

3

4

48

49

49

50

0

```
N
```

Ν

N

N


Ν


correct?



(33/50)

mod 3: correct for i=1,2,4,5,7,8,...,49








branch patterns


```
i = 4;
do {
     i = 1;
} while (i != 0);
typical pattern for jump to top of do-while above:
TTTN TTTN TTTN TTTN...(T = taken, N = not taken)
goal: take advantage of recent pattern to make predictions
just saw 'NTTTNT'? predict T next
```


'TNTTTN'? predict T: 'TTNTTT'? predict N next
















recent pattern to prediction?


just saw TTTTTT: predict T


easy cases:


```
iust saw NNNNNN: predict N
just saw TNTNTN: predict T
hard cases:
    predict T? loop with many iterations
    (NTTTTTTTNTTTTTTTTTT...)
    predict T? if statement mostly taken
      TTTNTTNTTTTTTTTTNTTTT...)
```





























local patterns and collisions (1)

```
i = 10000;
do {
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 1
    ...
} while (i— != 0); // BRANCH 2
```

what if branch 1 and branch 2 hash to same table entry?

local patterns and collisions (1)

```
i = 10000;
do {
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 1
} while (i— != 0); // BRANCH 2
what if branch 1 and branch 2 hash to same table entry?
pattern: TNTNTNTNTNTNTNTNT...
actually no problem to predict!
```

local patterns and collisions (2)

```
i = 10000;
do {
    if (i % 2 == 0) goto skip; // BRANCH 1
        ...
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 2
skip: ...
} while (i— != 0); // BRANCH 3
```

what if branch 1 and branch 2 and branch 3 hash to same table entry?

local patterns and collisions (2)

```
i = 10000;
do {
    if (i % 2 == 0) goto skip; // BRANCH 1
    p = malloc(...);
    if (p == NULL) goto error; // BRANCH 2
skip: ...
} while (i— != 0); // BRANCH 3
what if branch 1 and branch 2 and branch 3 hash to same table
entry?
pattern: TTNNTTNNTTNNTTNNTT
also no problem to predict!
```

local patterns and collisions (3)

```
i = 10000;
do {
    if (A) goto one // BRANCH 1
one:
    if (B) goto two // BRANCH 2
two:
    if (A or B) goto three // BRANCH 3
    if (A and B) goto three // BRANCH 4
three:
    ... // changes A, B
} while (i— != 0);
what if branch 1-4 hash to same table entry?
```

global history predictor: idea

one predictor idea: ignore the PC

just record taken/not-taken pattern for all branches

lookup in big table like for local patterns


outcome global history predictor (1) from branch history register commit(?) pat counter NNNN 00 **NNNT** 00 NTTT 10 TNNN 01 **TNNT** 10 TNTN 11 **TTTN** 10


prediction

to fetch stage

TTTT

global history predictor (1)





} while (i— != 0);

iter./

branch

0/loop

0/mod 2

1/mod 2

1/error

1/loop

TTTT

TTTT

TTTN

TNNT

history history counter counter predict outcome before after before after NTTT 11 10 taken taken

taken

taken

not taken

not taken

00 10 01 10 11

outcome

from

commit(?)

10 prediction 11 to fetch stage

60

if (p == NULL) goto error; skip:

TTTT TTTT

TTTN

TTNN

INNTT

pat

NNNN

NNNT

NTTT

TNNN

TNNT

TNTN

TTTN


 $\mathsf{T}\mathsf{T}\mathsf{T}\mathsf{T}$

counter

correlating predictor

global history and local info good together


one idea: combine history register + PC ("gshare")



mixing predictors

different predictors good at different times

one idea: have two predictors, + predictor to predict which is right predictor for



loop count predictors (1)

```
for (int i = 0; i < 64; ++i)
...

can we predict this perfectly with predictors we've seen

yes — local or global history with 64 entries
```

but this is very important — more efficient way?

loop count predictors (2)

loop count predictor idea: look for NNNNNNT+repeat (or TTTTTTN+repeat)

track for each possible loop branch:

how many repeated Ns (or Ts) so far how many repeated Ns (or Ts) last time before one T (or N) something to indicate this pattern is useful?


known to be used on Intel

benchmark results

from 1993 paper
(not representative of modern workloads?)
rate for conditional branches on benchmark
variable table sizes


2-bit ctr + local history

from McFarling, "Combining Branch Predictors" (1993)




2-bit (bimodal) + local + global hist

from McFarling, "Combining Branch Predictors" (1993)



global + hash(global+PC) (gshare/gselect)

from McFarling, "Combining Branch Predictors" (1993)



real BP?

details of modern CPU's branch predictors often not public

Google Project Zero blog post with reverse engineered details

```
https:
//googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html
for RE'd BTB size:
```

https://xania.org/201602/haswell-and-ivy-btb

reverse engineering Haswell BPs

branch target buffer

4-way, 4096 entries ignores bottom 4 bits of PC? hashes PC to index by shifting + XOR seems to store 32 bit offset from PC (not all 48+ bits of virtual addr)

indirect branch predictor

like the global history + PC predictor we showed, but... uses history of recent branch addresses instead of taken/not taken keeps some info about last 29 branches

what about conditional branches??? loops???

couldn't find a reasonable source