how to (in hardware) connect A and B?


Α

В


how to (in hardware) connect A and B?

one wire carrying binary signals?


how to (in hardware) connect A and B?



how to (in hardware) connect A and B?




how to (in hardware) connect A and B?




2

how to (in hardware) connect A and B?



how to (in hardware) connect A and B?





here: duplex via multiple wires (simplest scheme) can achieve effect electrically/etc. via one wire example: cable Internet (how is topic for ECE class)


how to connect?











shared bus, really?


common for parts of internals of computers (topic later)

model for wifi

radio "channel" kinda similar to shared wire

how the early versions of Ethernet worked "vampire taps" physically attached to shared cable

shared bus, messages for who?



messages needs a 'header' to tell who it's to/from

everyone needs to filter out messages that aren't theirs

Figure 6-1: Data Link Layer Frame Format

taking turns on shared bus?


token ring

one machine has a 'token' = can send send special message to pass to another machine

free-for-all: collision detection + retry detect if you're transmitting when someone else is wait (usually randomized amount of time) and retry

coordinating machine transmits timeslots part of common cellphone design (TDMA: time division multiple access)

make bus support multiple transmitters?
requires understanding how interference works
another part of common cell phone design




what does the hub do?

simple version:

imitate shared bus: copy messages to everyone else something to handle two messages sent at once

less simple:

read "header" on message + send to destination only requires some way to figure out destinations queue of messages waiting to be sent




more complicated designs

hierarchies

networks of networks "internetworks"

so far still have single points of failure



individual computers are networks

individual computers are (kinda) networks of... processors memories I/O devices

so what topology (layout) do those networks have?

the "bus" **USB** core controller memory graphics core core controller controller keyboard mouse disk memory memory controller

memory

example: 80386 signal pins

name	purpose	
CLK2	clock for bus	timing
W/R#	write or read?	
D/C#	data or control?	metadata
M/IO#	memory or I/O?	
INTR	interrupt request	
	other metadata signals	
BE0#-BE3#	(4) byte enable	address
A2-A31	(30) address bits	
DO-D31	(32) data signals	data

example: AMD EPYC (1 socket)





Fig. 21. Single-socket AMD EPYCTM system (SP3).


Figure from Burd et al,

" 'Zepllin': An SoC for Multichip Architectures" (IEEE JSSC Vol 54, No 1)


example: Intel Skylake-SP





extra trips to CPU




extra trips to CPU









backup slides

