last time

```
branch prediction
```

guess target run instructions based on guess detect if guess wrong later "squash" (cancel) instructions if guess wrong

alternative pipelines and forwarding

branch prediction strategies

backwards-taken, forward-not-taken

anonymous feedback


(from before lecture Thurs, but after I revised slides)


how do condition codes work?


set by cmp, test, arithmetic instructions used by conditional jump instructions (jl [jump if less than], etc.) extra registers in five-stage pipeline: part of execute stage


execute v memory stage:


memory stage: accesses to memory (other than initial machine code) execute stage: arithmetic (including address computations)


















5






prediction to fetch stage






5


to fetch stage





5



prediction to fetch stage







exercise

```
use 1-bit predictor on this loop
    executed in outer loop (not shown) many, many times
what is the conditional jump misprediction rate?
int i = 0;
while (true) {
  if (i % 3 == 0)
    goto next;
next:
  i += 1;
  if (i == 50)
    break;
```

exercise

```
use 1-bit predictor on this loop executed in outer loop (not shown) many, many times
```

what is the conditional jump misprediction rate?

```
int i = 0;
while (true) {
   if (i % 3 == 0)
      goto next;
   ...
next:
   i += 1;
   if (i == 50)
      break;
}
```

| : | huanah | ا میرما | + | |
|-----|--------|---------|--------------|--------------|
| I = | branch | prea | outcome | correct! |
| 0 | mod 3 | ??? | outcome T | ??? |
| 1 | == 50 | ??? | F | ??? |
| 1 | mod 3 | Т | F | |
| 2 | == 50 | F | F | \checkmark |
| | | | | |

exercise

```
use 1-bit predictor on this loop executed in outer loop (not shown) many, many times
```

what is the conditional jump misprediction rate?

```
int i = 0;
while (true) {
   if (i % 3 == 0)
      goto next;
   ...
next:
   i += 1;
   if (i == 50)
      break;
}
```

| i = | branch | pred | outcome T | correct? |
|-----|--------|------|--------------|--------------|
| 0 | mod 3 | ??? | Т | ??? |
| 1 | == 50 | ??? | F | ??? |
| 1 | mod 3 | Т | F | |
| 2 | == 50 | F | F | \checkmark |
| | | | | |

beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

•••

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8
      9
      10
      11

      mov 0(%rbx), %r8
      F
      D
      R
      I
      E
      M
      M
      M
      W
      C

      sub %r8, %r9
      F
      D
      R
      I
      E
      W
      C

      add %r10, %r11
      F
      D
      R
      I
      E
      W
      C

      xor %r12, %r13
      F
      D
      R
      I
      E
      W
      C
```

•••

interlude: real CPUs

modern CPUs:

execute multiple instructions at once

execute instructions out of order — whenever values available

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

value in last stage may not be most up-to-date older value may be written back before newer value?

problems for branch prediction:

mispredicted instructions may complete execution before squashing

which instructions to dispatch?

how to quickly find instructions that are ready?

read-after-write examples (1)

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      D
      E
      M
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W
      W</td
```

normal pipeline: two options for %r8? choose the one from *earliest stage* because it's from the most recent instruction

read-after-write examples (1) out-of-order execution: %r8 from earliest stage might be from *delayed instruction* can't use same forwarding logic addg %r12, %r8 cvcle # 0 1 2 3 4 5 6 7 8 addq %r10, %r8 movq %r8, (%rax) movq \$100, %r8

addq %r13, %r8

register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times

only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)

```
addq %r10, %r8 addq %r10, %r8_{v1} \rightarrow \text{%r}8_{v2} addq %r11, %r8 addq %r11, %r8_{v2} \rightarrow \text{%r}8_{v3} addq %r12, %r8 addq %r12, %r8_{v3} \rightarrow \text{%r}8_{v4}
```

read different version than the one written represent with three argument psuedo-instructions

forwarding a value? must match version exactly

for now: version numbers

later: something simpler to implement

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      F
      D
      E
      M
      W

      movq %r8, (%rax)
      F
      D
      E
      M
      W

      movq %r8, 8(%rax)
      F
      D
      E
      M
      W

      movq $100, %r8
      F
      D
      E
      M
      W

      addq %r13, %r8
      F
      D
      E
      M
      W
```

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8

      addq %r10, %r8
      F
      F
      D
      E
      M
      W
      W

      movq %r8, (%rax)
      F
      D
      E
      M
      W
      W
      W

      movq $100, %r8
      F
      D
      E
      M
      W
      W
      W
      W

      addq %r13, %r8
      F
      F
      D
      E
      M
      W
      W
      W
      W
```

out-of-order execution: if we don't do something, newest value could be overwritten!

```
      cycle #
      0
      1
      2
      3
      4
      5
      6
      7
      8


      addq %r10, %r8
      F
      F
      D
      E
      M
      W
      W

      movq %r8, (%rax)
      F
      D
      E
      M
      W
      W
      W

      movq $100, %r8
      F
      D
      E
      M
      W
      W
      W

      addq %r13, %r8
      F
      F
      D
      E
      M
      W
      D
      E
      M
      W
```

two instructions that haven't been started could need *different versions* of %r8!



keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register


called register renaming


register renaming

rename architectural registers to physical registers


different physical register for each version of architectural track which physical registers are ready

compare physical register numbers to do forwarding







branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches




register renaming done here stage needs to keep mapping from architectural to physical names




instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)




read from much larger register file and handle forwarding register file: typically read 6+ registers at a time (extra data paths wires for forwarding not shown)




many execution units actually do math or memory load/store some may have multiple pipeline stages some may take variable time (data cache, integer divide, ...)



writeback results to physical registers register file: typically support writing 3+ registers at a time




new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again




commit stage also handles branch misprediction reorder buffer tracks enough information to undo mispredicted instrs.

```
cycle #
                 0 1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                     RIEW
addg %r02, %r05
                          IEW
                     R
addg %r03, %r04
                    DRIE
cmpg %r04, %r08
                            I E W
jne ...
                              I E
                         R
                                   W
addg %r01, %r05
                       DRIE
                                 W
addg %r02, %r05
                            RI
                                 Ε
                                   W
addq %r03, %r04
                                 IE
                          D
                            R
                                     W
cmpg %r04, %r08
                                   IEW
```



```
cycle #
                      1 2 3 4 5 6 7 8 9 10 11
addg %r01, %r05
                               E W
addq %r02, %r05
                                  Ε
                         R
addg %r03, %r04
                                  E issue instructions
                                    (to "execution units")
cmpg %r04, %r08
                                    when operands ready
jne ...
                               R
                            D
addg %r01, %r05
addg %r02, %r05
                                          W
addg %r03, %r04
                               D
                                  R
                                          Ε
cmpg %r04, %r08
```



branch target buffer

what if we can't decode LABEL from machine code for jmp LABEL or jle LABEL fast?

will happen in more complex pipelines

what if we can't decode that there's a RET, CALL, etc. fast?

BTB: cache for branch targets

| idx | valid | tag | ofst | type | target | (more info?) |
|------|-------|-------|------|------|----------|--------------|
| 0×00 | 1 | 0x400 | 5 | Jxx | 0x3FFFF3 | ••• |
| 0x01 | 1 | 0x401 | С | JMP | 0x401035 | |
| 0x02 | 0 | | | | | |
| 0x03 | 1 | 0x400 | 9 | RET | | ••• |
| ••• | ••• | ••• | ••• | ••• | ••• | ••• |
| 0xFF | 1 | 0x3FF | 8 | CALL | 0x404033 | ••• |

| valid | |
|-------|-----|
| 1 | ••• |
| 0 | ••• |
| 0 | ••• |
| 0 | ••• |
| | ••• |
| 0 | ••• |

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

. ..

BTB: cache for branch targets

| idx | valid | tag | ofst | type | target | (more info?) |
|------|-------|-------|------|------|----------|--------------|
| 0×00 | 1 | 0x400 | 5 | Jxx | 0x3FFFF3 | ••• |
| 0x01 | 1 | 0x401 | С | JMP | 0x401035 | |
| 0x02 | 0 | | | | | |
| 0x03 | 1 | 0x400 | 9 | RET | | ••• |
| ••• | ••• | ••• | ••• | ••• | ••• | ••• |
| 0xFF | 1 | 0x3FF | 8 | CALL | 0x404033 | ••• |

| valid | |
|-------|-----|
| 1 | ••• |
| 0 | ••• |
| 0 | ••• |
| 0 | ••• |
| | ••• |
| 0 | ••• |

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033

0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

...

BTB: cache for branch targets

| idx | valid | tag | ofst | type | target | (more info?) |
|------|-------|----------|------|------|----------|--------------|
| 0×00 | 1 | 0x400 | 5 | Jxx | 0x3FFFF3 | ••• |
| 0x01 | 1 | 0x401 | С | JMP | 0x401035 | |
| 0x02 | 0 | | | | | |
| 0x03 | 1 | 0x400 | 9 | RET | | ••• |
| ••• | ••• | | ••• | ••• | ••• | ••• |
| 0xFF | 1 | 0x3FF | 8 | CALL | 0x404033 | ••• |

| valid | |
|-------|-----|
| 1 | ••• |
| 0 | |
| 0 | ••• |
| 0 | ••• |
| ••• | ••• |
| 0 | ••• |

0x3FFFF3: movq %rax, %rsi

0x3FFFF7: pushq %rbx

0x3FFFF8: call 0x404033


0x400001: popq %rbx

0x400003: cmpq %rbx, %rax 0x400005: jle 0x3FFFF3

•••

0x400031: ret

••



register renaming

rename architectural registers to physical registers architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state

original

renamed

add %r10, %r8 - add %r11, %r8 - add %r12, %r8

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |

| %x18 | |
|------|--|
| %x20 | |
| %x21 | |
| %x23 | |
| %x24 | |
| ••• | |

register renaming state

original add %r10, %r8 -add %r11, %r8 -add %r12, %r8 --

| arch — | → phys register map |
|--------|---------------------|
| %rax | %x04 |
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |
| | |

reramed table for architectural (external) and physical (internal) name (for next instr. to process)

| %x18 |
|------|
| %x20 |
| %x21 |
| %x23 |
| %x24 |
| |

register renaming state

original

add %r10, %r8 add %r11, %r8

add %r12, %r8 ...

$\operatorname{arch} \to \operatorname{phys}$ register map

| %rax | %x04 |
|------|------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |

renamed

list of available physical registers added to as instructions finish

free reg list

%x18 %x20 %x21 %x23 %x24

original add %r10, %r8 add %r11, %r8 add %r12, %r8

renamed

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |

| %x18 |
|------|
| %x20 |
| %x21 |
| %x23 |
| %x24 |
| ••• |

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|----------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 %x18 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |



```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|--------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13%x18%x20 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |

| %x18 |
|-----------------|
| %x20 |
| %x21 |
| %x23 |
| %x24 |
| ••• |

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13%x18%x20%x21 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |

| %x18 |
|-----------------|
| %x20 |
| %x21 |
| %x23 |
| %x24 |
| ••• |

```
original renamed add %r10, %r8 add %x19, %x13 \rightarrow %x18 add %r11, %r8 add %x07, %x18 \rightarrow %x20 add %r12, %r8 add %x05, %x20 \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13%x18%x20%x21 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| ••• | ••• |

| %x18 | |
|------|--|
| %x20 | |
| %x21 | |
| %x23 | |
| %x24 | |
| ••• | |

```
original renamed addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

arch \rightarrow phys register map

| %rax | %x04 |
|------|------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

free regs %x18 %x20 %x21 %x23 %x24 ...

```
original
addq %r10, %r8
                       addg %x19, %x13 \rightarrow %x18
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

arch \rightarrow phys register map

| %rax | %x04 |
|------|----------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 %x18 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

free

renamed

regs

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory subq %r8, %r11 movq $100, %r8 addq %r11, %r8
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|----------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 %x18 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

free regs

| %x18 | 3 |
|------|---|
| %x26 |) |
| %x21 | |
| %x23 | 3 |
| %x24 | 1 |
| ••• | |
| | |

```
original
addq %r10, %r8
                        addg %x19, %x13 \rightarrow %x18
                        movg %x18, (%x04) \rightarrow (memory)
movq %r8, (%rax)
subg %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

 $\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| | · |
|------|----------------------|
| %rax | %x04 |
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 %x18 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

could be that %rax = 8+%r11 could load before value written! possible data hazard! not handled via register renaming option 1: run load+stores in order option 2: compare load/store addresse %x21

renamed

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|----------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 %x18 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07 %x20 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

free regs %x18 %x20 %x21 %x23 %x24

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20 movq 8(%x20), (memory) \rightarrow %x21
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|--------------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 %x18 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07%x20 %x21 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

regs

%x18
%x20
%x21
%x23
%x24
...

free

```
original
addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq $100, %r8
addq %r11, %r8
```

```
renamed addq %x19, %x13 \rightarrow %x18 movq %x18, (%x04) \rightarrow (memory) subq %x18, %x07 \rightarrow %x20 movq 8(%x20), (memory) \rightarrow %x21 movq $100 \rightarrow %x23
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|--------------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13%x18 %x23 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07%x20 %x21 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

free regs %x18 %x20 %x21 %x23 %x24 ...

```
original renamed addq %r10, %r8 addq %x19, %x13 \rightarrow %x18 movq %r8, (%rax) movq %x18, (%x04) \rightarrow (memory) subq %r8, %r11 subq %x18, %x07 \rightarrow %x20 movq 8(%r11), %r11 movq 8(%x20), (memory) \rightarrow %x21 movq $100, %r8 movq $100 \rightarrow %x23 addq %r11, %r8 addq %x21, %x23 \rightarrow %x24
```

$\operatorname{arch} \to \operatorname{phys} \operatorname{register} \operatorname{map}$

| %rax | %x04 |
|------|--------------------------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13%x18%x23%x24 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x07%x20 %x21 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

free

regs


%x18 %x20 %x21 %x23 %x24 ...

register renaming exercise

original renamed addq %r8, %r9 movq \$100, %r10 subq %r10, %r8 xorq %r8, %r9 andq %rax, %r9 arch \rightarrow phys free

| %rax | %x04 |
|------|------|
| %rcx | %x09 |
| ••• | ••• |
| %r8 | %x13 |
| %r9 | %x17 |
| %r10 | %x19 |
| %r11 | %x29 |
| %r12 | %x05 |
| %r13 | %x02 |
| ••• | ••• |

free regs %x18 %x20 %x21 %x23 %x24 ...



instruction queue

| # | instruction |
|---|---------------------------------------|
| 1 | addq %x01, %x05 → %x06 |
| 2 | addq %x02, %x06 → %x07 |
| 3 | addq %x03, %x07 → %x08 |
| 4 | cmpq %x04, %x08 \rightarrow %x09.cc |
| 5 | jne %x09.cc, |
| 6 | addq %x01, %x08 \rightarrow %x10 |
| 7 | addq $%x02$, $%x10 \rightarrow %x11$ |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| 9 | cmpq %x04, %x12 \rightarrow %x13.cc |
| | |

scoreboard

| reg | status |
|------|---------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending |
| %x07 | pending |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |
| | |

execution unit ALU 1 ALU 2

instruction queue

| # | instruction |
|---|---|
| 1 | addq %x01, %x05 → %x06 |
| 2 | addq %x02, %x06 \rightarrow %x07 |
| 3 | addq %x03, %x07 → %x08 |
| 4 | cmpq %x04, %x08 → %x09.cc |
| 5 | jne %x09.cc, |
| 6 | addq %x01, %x08 \rightarrow %x10 |
| 7 | addq %x02, %x10 \rightarrow %x11 |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| 9 | cmpq $%x04$, $%x12 \rightarrow %x13$.cc |
| | |

execution unit cycle# 1 ALU 1 ALU 2

| reg | status |
|------|---------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending |
| %x07 | pending |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

instruction queue

| # | instruction |
|---|---------------------------------------|
| 1 | addq %x01, %x05 → %x06 |
| 2 | addq %x02, %x06 → %x07 |
| 3 | addq %x03, %x07 → %x08 |
| 4 | cmpq %x04, %x08 → %x09.cc |
| 5 | jne %x09.cc, |
| 6 | addq %x01, %x08 \rightarrow %x10 |
| 7 | addq $%x02$, $%x10 \rightarrow %x11$ |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| 9 | cmpq %x04, %x12 \rightarrow %x13.cc |
| | |

...

execution unit cycle# 1 ALU 1 1 ALU 2

scoreboard

| reg | status |
|------|---------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending |
| %x07 | pending |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

..

instruction queue

| # instruction 1 addq %x01, %x05 → %x06 2 addq %x02, %x06 → %x07 3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc | |
|--|--|
| 2 addq %x02, %x06 → %x07 3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc | |
| 3 addq %x03, %x07 → %x08 4 cmpq %x04, %x08 → %x09.cc | |
| 4 cmpq %x04, %x08 → %x09.cc | |
| | |
| | |
| 5 jne %x09.cc, | |
| 6 addq %x01, %x08 \rightarrow %x10 | |
| 7 addq %x02, %x10 \rightarrow %x11 | |
| 8 addq %x03, %x11 \rightarrow %x12 | |
| 9 cmpq %x04, %x12 \rightarrow %x13.cc | |

scoreboard

| reg | status |
|------|---------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

execution unit cycle# 1 ALU 1 ALU 2

instruction queue

| # | instruction |
|-----------|---|
| \bowtie | addq %x01, %x05 → %x06 |
| 2 | addq %x02, %x06 → %x07 |
| 3 | addq %x03, %x07 $ ightarrow$ %x08 |
| 4 | cmpq %x04, %x08 \rightarrow %x09.cc |
| 5 | jne %x09.cc, |
| 6 | addq %x01, %x08 \rightarrow %x10 |
| 7 | addq %x02, %x10 \rightarrow %x11 |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| 9 | cmpq $%x04$, $%x12 \rightarrow %x13$.cc |
| | |

execution unit cycle# 1 2
ALU 1 1 2
ALU 2 —

scoreboard

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

...

instruction queue

| # | instruction |
|-----------|---|
| \bowtie | addq %x01, %x05 → %x06 |
| 2×< | addq %x02, %x06 → %x07 |
| 3 | addq %x03, %x07 → %x08 |
| 4 | cmpq %x04, %x08 \rightarrow %x09.cc |
| 5 | jne %x09.cc, |
| 6 | addq %x01, %x08 → %x10 |
| 7 | addq %x02, %x10 $ ightarrow$ %x11 |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| 9 | cmpq $%x04$, $%x12 \rightarrow %x13$.cc |
| | |

execution unit cycle# 1 2 3
ALU 1 1 2 3
ALU 2 — — —

scoreboard

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending ready |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

•••

instruction queue

| # | instruction |
|-----------|---------------------------------------|
| \bowtie | addq %x01, %x05 → %x06 |
| 2>< | addq %x02, %x06 → %x07 |
| 3≪ | addq %x03, %x07 → %x08 |
| 4 | cmpq %x04, %x08 \rightarrow %x09.cc |
| 5 | jne %x09.cc, |
| 6 | addq %x01, %x08 → %x10 |
| 7 | addq %x02, %x10 $ ightarrow$ %x11 |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| 9 | cmpq %x04, %x12 → %x13.cc |
| | |

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending ready |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

instruction queue

| # | instruction |
|-----------|---|
| \bowtie | addq %x01, %x05 → %x06 |
| 2×< | addq %x02, %x06 → %x07 |
| 3≪ | addq %x03, %x07 → %x08 |
| 4 | cmpq %x04, %x08 \rightarrow %x09.cc |
| 5 | jne %x09.cc, |
| 6 | addq %x01, %x08 $ ightarrow$ %x10 |
| 7 | addq %x02, %x10 $ ightarrow$ %x11 |
| 8 | addq %x03, %x11 $ ightarrow$ %x12 |
| 9 | cmpq $%x04$, $%x12 \rightarrow %x13$.cc |
| - | · |

 execution unit
 cycle# 1
 2
 3
 4

 ALU 1
 1
 2
 3
 4

 ALU 2
 —
 —
 —
 6

scoreboard

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending ready |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

•••

instruction queue

| # | instruction |
|-----------|---|
| \bowtie | addq %x01, %x05 → %x06 |
| 2>< | addq %x02, %x06 → %x07 |
| | addq %x03, %x07 → %x08 |
| 4≪ | $cmpq \%x04, \%x08 \rightarrow \%x09.cc$ |
| | jne %x09.cc, |
| | addq %x01, %x08 → %x10 |
| 7 | addq %x02, %x10 \rightarrow %x11 |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| _ | cmpg 0/y04 0/y12 \ 0/y12 cc |
| 9 | cmpq $%x04$, $%x12 \rightarrow %x13$.cc |

score board

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| | pending ready |
| %x08 | pending ready |
| | pending ready |
| %x10 | pending ready |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

| execution unit | cycle# 1 | 2 | 3 | 4 |
|----------------|----------|---|---|---|
| ALU 1 | 1 | 2 | 3 | 4 |
| ALU 2 | | _ | — | 6 |

instruction queue

| | instruction |
|-----------|---|
| \bowtie | addq %x01, %x05 → %x06 |
| 2×< | addq %x02, %x06 → %x07 |
| 3≪ | addq %x03, %x07 → %x08 |
| 4≪ | $cmpq \%x04, \%x98 \rightarrow \%x09.cc$ |
| 5≪ | jne %x09.cc, |
| 6≪ | addq %x01, %x08 → %x10 |
| ~ | addq $%x02$, $%x10 \rightarrow %x11$ |
| 8 | addq %x03, %x11 \rightarrow %x12 |
| 9 | cmpg $%x04$, $%x12 \rightarrow %x13$.cc |
| 9 | |

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending ready |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| ••• | |

| execution unit | cycle# 1 | 2 | 3 | 4 | 5 |
|----------------|----------|---|---|---|---|
| ALU 1 | 1 | 2 | 3 | 4 | 5 |
| ALU 2 | | | | 6 | 7 |

instruction queue

| # | instruction |
|---------------------------|---|
| \bowtie | <u>addq %x01, %x05 → %x06</u> |
| 2>< | addq %x02, %x06 → %x07 |
| 3≪ | addq %x03, %x07 → %x08 |
| 4≪ | $\underline{cmpq} \ \text{$^{\times}04, $^{\times}08 \rightarrow $^{\times}09.\varepsilon\varepsilon$}$ |
| | |
| 5≪ | jne %x09.cc, |
| 5× 6× | <u>ine %x09.cc,</u> addq %x01, %x08 → %x10 |
| 5× 6× 7× | |
| 5× 6× 7× 8× | addq %x01, %x08 → %x10 |
| 5× 6× 7× 8× 9 | addq %x01, %x08 → %x10 addq %x02, %x10 → %x11 |

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending ready |
| %x11 | pending ready |
| %x12 | pending |
| %x13 | pending |
| ••• | |

instruction queue

| # | instruction |
|----------------------|--|
| \bowtie | addq %x01, %x05 → %x06 |
| 2×< | addq %x02, %x06 → %x07 |
| 3≪ | addq %x03, %x07 → %x08 |
| 4≪ | $cmpq \%x04, \%x08 \rightarrow \%x09.cc$ |
| | |
| 5≪ | jne %x09.cc, |
| <u>5≪</u> | addq %x01, %x08 → %x10 |
| 5× 6× 7× | , |
| 5× 6× ∞ 8× | addq %x01, %x08 → %x10 |
| 5× 6× 8× 9× | addq %x01, %x08 → %x10 addq %x02, %x10 → %x11 |

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending ready |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending |
| ••• | |

| execution unit | cycle# 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
|----------------|----------|---|---|---|---|---|---|--|
| ALU 1 | 1 | 2 | 3 | 4 | 5 | 8 | 9 | |
| ALU 2 | | _ | _ | 6 | 7 | | | |

instruction queue

| # | instruction |
|-----------|----------------------------------|
| \bowtie | addq %x01, %x05 → %x06 |
| 2× | addq %x02, %x96 → %x07 |
| 3≪ | addq %x03, %x07 → %x08 |
| 4≪ | <u>cmpq %x04, %x08 → %x09.cc</u> |
| | jne %x09.cc, |
| | addq %x01, %x08 → %x10 |
| \sim | addq %x02, %x10 → %x11 |
| ≫< | addq %x03, %x11 → %x12 |
| 9 ✓ | cmpq %x04, %x12 → %x13.€€ |

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | pending ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending ready |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending ready |
| ••• | |

| execution unit | cycle# 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
|----------------|----------|---|---|---|---|---|---|--|
| ALU 1 | 1 | 2 | 3 | 4 | 5 | 8 | 9 | |
| ALU 2 | | _ | | 6 | 7 | | | |

instruction queue

| # | instruction |
|---|------------------------------------|
| 1 | mrmovq (%x04) → %x06 |
| 2 | mrmovq (%x05) \rightarrow %x07 |
| 3 | addq %x01, %x02 \rightarrow %x08 |
| 4 | addq %x01, %x06 → %x09 |
| 5 | addq %x01, %x07 \rightarrow %x10 |

| reg | status |
|------|--------|
| %x01 | ready |
| %x02 | ready |
| %x03 | ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | |
| %x07 | |
| %x08 | |
| %x09 | |
| %x10 | |
| ••• | |

execution unit
$$cycle\#1$$
 2 3 4 5 6 7 ALU data cache assume 1 cycle/access


register renaming: missing pieces


what about "hidden" inputs like %rsp, condition codes?


one solution: translate to intructions with additional register parameters

making %rsp explicit parameter turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones








execution units AKA functional units (1)


where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)





execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)


exercise: how long to compute $A \times (B \times (C \times D))$?

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue

| # | instruction |
|----|-----------------------------------|
| 1 | add %x01, %x02 → %x03 |
| | imul %x04, %x05 → %x06 |
| 3 | imul %x03, %x07 → %x08 |
| 4 | cmp %x03, %x08 → %x09.cc |
| 5 | jle %x09.cc, |
| 6 | add %x01, %x03 → %x11 |
| 7 | imul %x04, %x06 $ ightarrow$ %x12 |
| 8 | imul %x03, %x08 $ ightarrow$ %x13 |
| 9 | cmp %x11, %x13 → %x14.cc |
| 10 | jle %x14.cc, |
| • | |

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

| reg | status |
|------|---------|
| %x01 | ready |
| %x02 | ready |
| %x03 | pending |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending |
| %x07 | ready |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| %x14 | pending |
| ••• | " |

instruction queue

| # | instruction |
|----|-----------------------------------|
| 1 | add %x01, %x02 → %x03 |
| | imul %x04, %x05 → %x06 |
| 3 | imul %x03, %x07 → %x08 |
| 4 | cmp %x03, %x08 → %x09.cc |
| 5 | jle %x09.cc, |
| 6 | add %x01, %x03 → %x11 |
| 7 | imul %x04, %x06 $ ightarrow$ %x12 |
| 8 | imul %x03, %x08 $ ightarrow$ %x13 |
| 9 | cmp %x11, %x13 → %x14.cc |
| 10 | jle %x14.cc, |
| • | |

execution unit

ALU 1 (add, cmp, jxx) ALU 2 (add, cmp, jxx) ALU 3 (mul) start ALU 3 (mul) end

| reg | status |
|------|---------|
| %x01 | ready |
| %x02 | ready |
| %x03 | pending |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending |
| %x07 | ready |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| %x14 | pending |
| ••• | " |

instruction queue

| | · · · · · · · · · · · · · · · · · · · |
|----|---------------------------------------|
| # | instruction |
| 1 | add %x01, %x02 → %x03 |
| 2 | imul %x04, %x05 → %x06 |
| 3 | imul %x03, %x07 → %x08 |
| 4 | cmp %x03, %x08 → %x09.cc |
| 5 | jle %x09.cc, |
| 6 | add %x01, %x03 → %x11 |
| 7 | imul %x04, %x06 → %x12 |
| 8 | imul %x03, %x08 → %x13 |
| 9 | cmp %x11, %x13 \rightarrow %x14.cc |
| 10 | jle %x14.cc, |
| • | |

execution unit cycle# 1
ALU 1 (add, cmp, jxx) 1
ALU 2 (add, cmp, jxx) ALU 3 (mul) start 2
ALU 3 (mul) end

| status |
|---------|
| ready |
| ready |
| pending |
| ready |
| ready |
| pending |
| ready |
| pending |
| |
| |

instruction queue

| | • • • • • • • • • • • • • • • • • • • |
|-----------|---------------------------------------|
| # | instruction |
| \bowtie | add %x01, %x02 → %x03 |
| 2×< | imul %x04, %x05 → %x06 |
| 3 | imul %x03, %x07 $ ightarrow$ %x08 |
| 4 | cmp %x03, %x08 → %x09.cc |
| 5 | jle %x09.cc, |
| 6 | add %x01, %x03 → %x11 |
| 7 | imul %x04, %x06 → %x12 |
| 8 | imul %x03, %x08 → %x13 |
| 9 | cmp %x11, %x13 → %x14.cc |
| 10 | jle %x14.cc, |
| | |

execution unit cycle# 1 2

ALU 1 (add, cmp, jxx) 1 6

ALU 2 (add, cmp, jxx) -
ALU 3 (mul) start 2 3

ALU 3 (mul) end 2 3

| reg | status |
|------|-----------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | pending ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending (still) |
| %x07 | ready |
| %x08 | pending |
| %x09 | pending |
| %x10 | pending |
| %x11 | pending |
| %x12 | pending |
| %x13 | pending |
| %x14 | pending |
| ••• | |

| | • |
|-----------|-----------------------------------|
| # | instruction |
| \bowtie | $add %x01, %x02 \rightarrow %x03$ |
| 2< | imul %x04, %x05 → %x06 |
| 3≪ | imul %x03, %x07 → %x08 |
| 4 | cmp %x03, %x08 → %x09.cc |
| 5 | jle %x09.cc, |
| 6≪ | <u>add %x01, %x03 → %x11</u> |
| 7 | imul %x04, %x06 → %x12 |
| 8 | imul %x03, %x08 → %x13 |
| 9 | cmp %x11, %x13 → %x14.cc |
| 10 | jle %x14.cc, |
| | |

| execution unit | cycle# 1 | 2 | 3 | |
|-----------------------|----------|---|---|---|
| ALU 1 (add, cmp, jxx) | 1 | 6 | _ | |
| ALU 2 (add, cmp, jxx) | _ | _ | _ | |
| ALÙ 3 (mul) start | 2 | 3 | 7 | |
| ALU 3 (mul) end | | 2 | 3 | 7 |

| status |
|--------------------------|
| ready |
| ready |
| pending ready |
| ready |
| ready |
| pending ready |
| ready |
| pending (still) |
| pending |
| pending |
| pending ready |
| pending |
| pending |
| pending |
| |
| |

instruction queue

| | • • • • • • • • • • • • • • • • • • • |
|-----------|---------------------------------------|
| # | instruction |
| \bowtie | add %x01, %x02 → %x03 |
| 2×< | imul %x04, %x05 → %x06 |
| 3≪ | imul %x03, %x07 → %x08 |
| 4≻< | <u>cmp %x03, %x08 → %x09.€€</u> |
| 5 | jle %x09.cc, |
| 6≪ | add %x01, %x03 → %x11 |
| >< | imul %x04, %x06 → %x12 |
| 8 | imul %x03, %x08 → %x13 |
| 9 | cmp %x11, %x13 → %x14.cc |
| 10 | jle %x14.cc, |
| | |

| execution unit | cycle# 1 | 2 | 3 | 4 |
|-----------------------|----------|---|---|---|
| ALU 1 (add, cmp, jxx) | 1 | 6 | _ | 4 |
| ALU 2 (add, cmp, jxx) | _ | - | - | _ |
| ALU 3 (mul) start | 2 | 3 | 7 | 8 |
| ALU 3 (mul) end | | 2 | 3 | 7 |

| reg | status |
|------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | pending ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending |
| %x11 | pending ready |
| %x12 | pending (still) |
| %x13 | pending |
| %x14 | pending |
| ••• | *** |

8

| | • • • • • • • • • • • • • • • • • • • |
|-----------|---------------------------------------|
| # | instruction |
| \bowtie | add %x01, %x02 → %x03 |
| 2< | imul %x04, %x05 → %x06 |
| 3≪ | imul %x03, %x07 → %x08 |
| 4>< | <u>cmp %x03, %x08 → %x09.cc</u> |
| 5≪ | jle %x09.cc, |
| 6≪ | add $%x01$, $%x03 \rightarrow %x11$ |
| ~ | imul %x04, %x96 → %x12 |
| 8 | imul %x03, %x08 $ ightarrow$ %x13 |
| 9 | cmp %x11, %x13 → %x14.cc |
| 10 | jle %x14.cc, |
| | |

| execution unit | cycle# 1 | 2 | 3 | 4 | 5 |
|-----------------------|----------|---|---|---|---|
| ALU 1 (add, cmp, jxx) | 1 | 6 | _ | 4 | 5 |
| ALU 2 (add, cmp, jxx) | _ | - | - | _ | _ |
| ALU 3 (mul) start | 2 | 3 | 7 | 8 | _ |
| ALU 3 (mul) end | | 2 | 3 | 7 | 8 |

| | · · · · · · · · · · · · · · · · · · · |
|------|---------------------------------------|
| reg | status |
| %x01 | ready |
| %x02 | ready |
| %x03 | pending ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending (still) |
| %x14 | pending |
| ••• | " |
| | |

| | · • |
|-----------|---------------------------------|
| # | instruction |
| \bowtie | add %x01, %x02 → %x03 |
| 2< | imul %x04, %x05 → %x06 |
| 3≪ | imul %x03, %x07 → %x08 |
| 4≻< | <u>cmp %x03, %x08 → %x09.€€</u> |
| 5≪ | jle %x09.cc, |
| 6≪ | <u>add %x01, %x03 → %x11</u> |
| ~ | imul %x04, %x06 → %x12 |
| 8≪ | <u>imul %x03, %x08</u> → %x13 |
| 9 | cmp %x11, %x13 → %x14.cc |
| 10 | jle %x14.cc, |
| | |

| execution unit | cycle# 1 | 2 | 3 | 4 | 5 |
|-----------------------|----------|---|---|---|---|
| ALU 1 (add, cmp, jxx) | 1 | 6 | _ | 4 | 5 |
| ALU 2 (add, cmp, jxx) | _ | - | - | _ | _ |
| ALU 3 (mul) start | 2 | 3 | 7 | 8 | _ |
| ALU 3 (mul) end | | 2 | 3 | 7 | 8 |

| | · · · · · · · · · · · · · · · · · · · |
|------|---------------------------------------|
| reg | status |
| %x01 | ready |
| %x02 | ready |
| %x03 | pending ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending ready |
| %x14 | pending |
| ••• | |
| | |

| | • • • • • • • • • • • • • • • • • • • |
|-----------|---------------------------------------|
| # | instruction |
| \bowtie | add %x01, %x02 → %x03 |
| 2×< | <pre>imul %x04, %x05 → %x06</pre> |
| 3≪ | <pre>imul %x03, %x07 → %x08</pre> |
| 4≻< | cmp %x03, %x08 → %x09.cc |
| 5≪ | jle %x09.cc, |
| 6≪ | add %x01, %x03 → %x11 |
| >< | <pre>fmul %x04, %x06 → %x12</pre> |
| 8≪ | <pre>fmul %x03, %x08 → %x13</pre> |
| 9≪ | <u>cmp %x11, %x13 → %x14.cc</u> |
| 10 | jle %x14.cc, |

| cycle# 1 | 2 | 3 | 4 | 5 |
|----------|-------------------------|-------|-------|---------|
| 1 | 6 | - | 4 | 5 |
| _ | - | - | - | _ |
| 2 | 3 | 7 | 8 | _ |
| | 2 | 3 | 7 | 8 |
| | cycle# 1 1 - 2 | 1 6 - | 1 6 - | 1 6 - 4 |

| reg | status |
|------------|---------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | pending ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending ready |
| %x14 | pending ready |
| 5 . | " |
| | |

| | • |
|-----------|---------------------------------|
| # | instruction |
| \bowtie | add %x01, %x02 → %x03 |
| 2< | imul %x04, %x05 → %x06 |
| 3≪ | imul %x03, %x07 → %x08 |
| 4>< | <u>cmp %x03, %x08 → %x09.€€</u> |
| 5≪ | jle %x09.cc, |
| 6× | <u>add %x01, %x03 → %x11</u> |
| ~ | imul %x04, %x06 → %x12 |
| 8≪ | imul %x03, %x08 → %x13 |
| 9≪ | <u>cmp %x11, %x13 → %x14.cc</u> |
| 128< | jle %x14.cc, |
| | |

| cycle# 1 | 2 | 3 | 4 | 5 |
|----------|-------------------------|-----|--------------------|------------------------|
| 1 | 6 | _ | 4 | 5 |
| _ | - | _ | _ | _ |
| 2 | 3 | 7 | 8 | _ |
| | 2 | 3 | 7 | 8 |
| | cycle# 1 1 - 2 | 1 6 | 1 6 - 2 3 7 | 1 6 - 4 2 3 7 8 |

| reg | status |
|------------|--------------------------|
| %x01 | ready |
| %x02 | ready |
| %x03 | pending ready |
| %x04 | ready |
| %x05 | ready |
| %x06 | pending ready |
| %x07 | ready |
| %x08 | pending ready |
| %x09 | pending ready |
| %x10 | pending |
| %x11 | pending ready |
| %x12 | pending ready |
| %x13 | pending ready |
| %x14 | pending ready |
| <u>6</u> . | / ··· |
| 9 1 | 0 |

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

000 limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

some performance examples

```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```

about 40B instructions my desktop: approx 2.65 sec

some performance examples


```
example1:
    movq $10000000000, %rax
loop1:
    addq %rbx, %rcx
    decq %rax
    jge loop1
    ret
```

about 30B instructions my desktop: approx 2.65 sec

```
example2:
    movq $10000000000, %rax
loop2:
    addq %rbx, %rcx
    addq %r8, %r9
    decq %rax
    jge loop2
    ret
```


about 40B instructions my desktop: approx 2.65 sec

data flow model and limits (1)



addq %rbx, %rcx addq %r8, %r9 decq %rax jge loop2

data flow model and limits (1)



each yellow box = instruction

 $\mathsf{arrows} = \mathsf{dependences}$

instructions only executed when dependencies ready

reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?


$$((a \times b) \times c) \times d$$

$$(a \times b) \times (c \times d)$$

imulq %rbx, %rax
imulq %rcx, %rdx
imulq %rdx, %rax

reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?



Intel Skylake OOO design

- 2015 Intel design codename 'Skylake'
- 94-entry instruction queue-equivalent
- 168 physical integer registers
- 168 physical floating point registers
- 4 ALU functional units but some can handle more/different types of operations than others
- 2 load functional units but pipelined: supports multiple pending cache misses in parallel
- 1 store functional unit
- 224-entry reorder buffer determines how far ahead branch mispredictions, etc. can happen

backup slides

predicting ret: ministack of return addresses

predicting ret — ministack in processor registers push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

| baz saved registers |
|---------------------|
| baz return address |
| bar saved registers |
| bar return address |
| foo local variables |
| foo saved registers |
| foo return address |
| foo saved registers |
| |


baz return address
bar return address
foo return address

(partial?) stack in CPU registers

stack in memory

4-entry return address stack

4-entry return address stack in CPU



next saved return address from call

on call: increment index, save return address in that slot on ret: read prediction from index, decrement index

backup slides

indirect branch prediction


```
jmp *%rax or jmp *(%rax, %rcx, 8)
```

BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps good for polymophic method calls

table lookup with Hash(last few jmps) instead of Hash(this jmp)



 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

| arch. | phys. |
|-------|---------|
| reg | reg |
| %rax | %x12 |
| %rcx | %x17 |
| %rbx | %x13 |
| %rdx | %x07 |
| ••• | |

free list

| %x19 |
|------|
| %x23 |
| ••• |
| ••• |

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

| arch. | phys. | |
|-------|-------|--|
| reg | reg | |
| %rax | %x12 | |
| %rcx | %x17 | |
| %rbx | %x13 | |
| %rdx | %x07 | |
| ••• | ••• | |

free list

| %x19 | |
|------|--|
| %x23 | |
| ••• | |
| ••• | |

reorder buffer (ROB)

| instr num. | PC | dest. | reg | done? | mispred? , except? |
|---------------|--------|-------|--------|-------|-----------------------|
| 14 | 0x1233 | %rbx | / %x23 | | |
| 15 | 0x1239 | %rax | / %x30 | | |
| 16 | 0x1242 | %rcx | / %x31 | | |
| 17 | 0x1244 | %rcx | / %x32 | | |
| 18 | 0x1248 | %rdx | / %x34 | | |
| 19 | 0x1249 | %rax | / %x38 | | |
| 20 | 0x1254 | PC | | | |
| 21 | 0x1260 | %rcx | / %x17 | | |
| | | | | | |
| 31 | 0x129f | %rax | / %x12 | | |
| | | | | | |
| | | | | | |

reorder buffer contains instructions started, but not fully finished new entries created on rename (not enough space? stall rename stage)

 $arch \rightarrow phys reg$ for new instrs

| arch. | phys. |
|-------|-------|
| reg | reg |
| %rax | %x12 |
| %rcx | %x17 |
| %rbx | %x13 |
| %rdx | %x07 |
| ••• | ••• |

free list

| %x19 | |
|------|--|
| %x23 | |
| ••• | |
| | |

reorder buffer (ROB)

| remove | instr num. | PC | dest. reg | done? | mispred? except? |
|-----------|---------------|--------|-------------|-------|---------------------|
| here → | - 14 | 0x1233 | %rbx / %x23 | | |
| on commit | 15 | 0x1239 | %rax / %x30 | | |
| | 16 | 0x1242 | %rcx / %x31 | | |
| | 17 | 0x1244 | %rcx / %x32 | | |
| | 18 | 0x1248 | %rdx / %x34 | | |
| | 19 | 0x1249 | %rax / %x38 | | |
| | 20 | 0x1254 | PC | | |
| | 21 | 0x1260 | %rcx / %x17 | | |
| | | | ··· | | |
| add here | 31 | 0x129f | %rax / %x12 | | |
| - | - | | | | |
| on rename | | | | | |
| | | | | | |

place newly started instruction at end of buffer remember at least its destination register (both architectural and physical versions)

 $arch \rightarrow phys reg$ for new instrs

| | reo | rder | buffer | (ROE | 5) |
|---|-----|------|--------|------|----|
| : | | | | | l. |

| arch. | phys. |
|-------|-----------------------|
| reg | reg |
| %rax | %x12 |
| %rcx | %x17 |
| %rbx | %x13 |
| %rdx | %x 07 %x19 |
| ••• | ••• |

| free | lict |
|------|------|

| %x19 | |
|------|--|
| %x23 | |
| ••• | |
| ••• | |

| remove | instr num. | PC | dest. reg | done? | mispred? except? |
|-----------|---------------|---------|-------------|-------|---------------------|
| here → | 14 | 0x1233 | %rbx / %x23 | | |
| on commit | 15 | 0x1239 | %rax / %x30 | | |
| | 16 | 0x1242 | %rcx / %x31 | | |
| | 17 | 0x1244 | %rcx / %x32 | | |
| | 18 | 0x1248 | %rdx / %x34 | | |
| | 19 | 0x1249 | %rax / %x38 | | |
| | 20 | 0x1254 | PC | | |
| | 21 | 0x1260 | %rcx / %x17 | | |
| | | | ••• | | |
| add here | 31 | 0x129f | %rax / %x12 | | |
| - | 32 | 0x1230 | %rdx / %x19 | | |
| on rename | | | | | |

next renamed instruction goes in next slot, etc.

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

| arch. | phys. |
|-------|----------------------|
| reg | reg |
| %rax | %x12 |
| %rcx | %x17 |
| %rbx | %x13 |
| %rdx | %x07 %x19 |
| ••• | |

free list

| %x19 | |
|------|---|
| %x23 | |
| ••• | |
| ••• | _ |

reorder buffer (ROB)

| | | | | | , |
|-----------|---------------|---------|-------------|-------|--------------------|
| remove | instr num. | PC | dest. reg | done? | mispred? , except? |
| here | → 14 | 0x1233 | %rbx / %x23 | | |
| on commit | 15 | 0x1239 | %rax / %x30 | | |
| | 16 | 0x1242 | %rcx / %x31 | | |
| | 17 | 0x1244 | %rcx / %x32 | | |
| | 18 | 0x1248 | %rdx / %x34 | | |
| | 19 | 0x1249 | %rax / %x38 | | |
| | 20 | 0x1254 | PC | | |
| | 21 | 0x1260 | %rcx / %x17 | | |
| | | | ••• | | |
| | 31 | 0x129f | %rax / %x12 | | |
| add here | 32 | 0x1230 | %rdx / %x19 | | |
| auu nere | — | | | | |
| on rename | | - | | - | · |

 $\operatorname{arch} \to \operatorname{phys.} \operatorname{reg}$ for new instrs

| arch. | phys. |
|-------|----------------------|
| reg | reg |
| %rax | %x12 |
| %rcx | %x17 |
| %rbx | %x13 |
| %rdx | %x07 %x19 |
| ••• | |

free list

| %x19 | |
|------|--|
| %x13 | |
| ••• | |
| ••• | |

reorder buffer (ROB)

remove here → on commit

| instr num. | PC | dest. | reg | done? | mispred? except? |
|---------------|--------|-------|--------|-------|---------------------|
| 14 | 0x1233 | %rbx | / %x24 | | |
| 15 | 0x1239 | %rax | / %x30 | | |
| 16 | 0x1242 | %rcx | / %x31 | | |
| 17 | 0x1244 | %rcx | / %x32 | | |
| 18 | 0x1248 | %rdx | / %x34 | | |
| 19 | 0x1249 | %rax | / %x38 | | |
| 20 | 0x1254 | PC | | | |
| 21 | 0x1260 | %rcx | / %x17 | | |
| | | ••• | | | |
| 31 | 0x129f | %rax | / %x12 | | |
| | | | | | |
| | | | | | |

 $arch \rightarrow phys. reg$ for new instrs

| arch. | phys. | |
|-------|----------------------|--|
| reg | reg | |
| %rax | %x12 | |
| %rcx | %x17 | |
| %rbx | %x13 | |
| %rdx | %x07 %x19 | |
| ••• | ••• | |

free list

| %x19 | |
|------|--|
| %x13 | |
| ••• | |
| ••• | |

reorder buffer (ROB)

| | | | | - | - |
|-----------|---------------|--------|-------------|-------|-----------------|
| remove | instr num. | PC | dest. reg | done? | mispred except? |
| here → | 14 | 0x1233 | %rbx / %x24 | | |
| on commit | 15 | 0x1239 | %rax / %x30 | | |
| | 16 | 0x1242 | %rcx / %x31 | ✓ | |
| | 17 | 0x1244 | %rcx / %x32 | | |
| | 18 | 0x1248 | %rdx / %x34 | ✓ | |
| | 19 | 0x1249 | %rax / %x38 | ✓ | |
| | 20 | 0x1254 | PC | | |
| | 21 | 0x1260 | %rcx / %x17 | | |
| | | | ••• | | |
| | 31 | 0x129f | %rax / %x12 | | ✓ |
| | | | | | |

instructions marked done in reorder buffer when computed but not removed ('committed') yet

 $arch \rightarrow phys. reg$ reorder buffer (ROB) for new instrs mispred? / arch. phys. instr done? except? PC dest. reg remove num. reg reg here \longrightarrow 14 0x1233 %rbx / %x24 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ %rax %x12 15 0x1239 %rax / %x30 on commit %rcx %x17 for committed 16 0x1242 %rcx / %x31 %rbx %x13 17 0x1244 %rcx / %x32 arch. phys. %x07 %x19 %rdx 18 0x1248 %rdx / %x34 reg reg ••• 19 0x1249 %rax / %x38 %x30 %rax 20 0x1254 PC %rcx %x28 free list 21 0x1260 %rcx / %x17 %x23 %rbx %x 19 %rdx %x21 31 0x129f%rax / %x12 %x13 commit stage tracks architectural to physical register map for committed instructions

 $arch \rightarrow phys. reg$ reorder buffer (ROB) for new instrs mispred? / arch. phys. instr done? except? PC dest. reg remove num. reg reg here \longrightarrow 14 0x1233 %rbx / %x24 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ %rax %x12 15 0x1239 %rax / %x30 on commit %rcx %x17 for committed 16 0x1242 %rcx / %x31 %rbx %x13 17 0x1244 %rcx / %x32 arch. phys. %x07 %x19 %rdx 18 0x1248 %rdx / %x34 reg reg ••• 19 0x1249 %rax / %x38 %x30 %rax 20 0x1254 PC %rcx %x28 free list 21 0x1260 %rcx / %x17 %x23 %x24 %rbx %x 19 %rdx %x21 31 0x129f%rax / %x12 %x13 32 0x1230 %rdx / %x19 when next-to-commit instruction is done %x23 update this register map and free register list and remove instr. from reorder buffer

 $arch \rightarrow phys. reg$ reorder buffer (ROB) for new instrs arch. phys. instr done? except? mispred? / PC dest. reg num. reg reg $\begin{array}{c} {\sf arch} \to {\sf phys} \ {\sf reg} \ \ {\sf remove} \ {\sf here} \\ {\sf for} \ {\sf committed} \end{array}$ %rax %x12 15 0x1239 %rax / %x30 %rcx %x17 16 0x1242 %rcx / %x31 %rbx %x13 17 0x1244%rcx / %x32 arch. phys. %x07 %x19 %rdx 18 0x1248 %rdx / %x34 reg reg ••• 19 0x1249 %rax / %x38 %x30 %rax 20 0x1254 PC %rcx %x28 free list 21 0x1260 %rcx / %x17 %x23 %x24 %rbx %x 19 %rdx %x21 0x129f%rax / %x12 31 %x13 32 0x1230\%rdx / \%x19 when next-to-commit instruction is done %x23 update this register map and free register list and remove instr. from reorder buffer

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for new instrs

| arch. | phys. |
|-------|-------|
| reg | reg |
| %rax | %x12 |
| %rcx | %x17 |
| %rbx | %x13 |
| %rdx | %x19 |
| ••• | ••• |

free list

| %x19 | |
|-----------------|--|
| %x13 | |
| ••• | |
| ••• | |

 $\begin{array}{c} {\sf arch} \to {\sf phys} \ {\sf reg} \\ {\sf for} \ {\sf committed} \end{array}$

| arch. | phys. | |
|-------|----------------------|--|
| reg | reg | |
| %rax | %x30 %x38 | |
| %rcx | %x31 %x32 | |
| %rbx | %x23 %x24 | |
| %rdx | %x21 %x34 | |
| | ••• | |

reorder buffer (ROB)

| instr num. | PC | dest. | reg | done? | mispred? / except? |
|---------------|--------|-------|-------------|----------|-----------------------|
| 14 | 0x1233 | %rbx | / %x24 | √ | |
| 15 | 0x1239 | %rax | / %x30 | V | |
| 16 | 0×1242 | %rcx | / %x31 | V | |
| 17 | 0×1244 | %rex | / %x32 | · | |
| 18 | 0×1248 | %rdx | / %x34 | · | |
| 19 | 0x1249 | %rax | / / %x38 | · | |
| 20 | 0x1254 | PC | • | · ✓ | √ |
| 21 | 0x1260 | %rcx | / %x17 | | |
| | | | | | |
| 31 | 0x129f | %rax | / %x12 | √ | |
| 32 | 0x1230 | %rdx | / %x19 | | |
| | | | | | |

 $arch \rightarrow phys reg$ for new instrs

| arch. | phys. |
|-------|-------|
| reg | reg |
| %rax | %x12 |
| %rcx | %x17 |
| %rbx | %x13 |
| %rdx | %x19 |
| ••• | ••• |

 $\operatorname{arch} \to \operatorname{phys} \operatorname{reg}$ for committed

| arch. | phys. | |
|-------|----------------------|--|
| reg | reg | |
| %rax | %x30 %x38 | |
| %rcx | %x31 %x32 | |
| %rbx | %x23 %x24 | |
| %rdx | %x21 %x34 | |
| ••• | ••• | |

reorder buffer (ROB)


| | | | | ` | , |
|----------|---------------|--------|-------------|----------|-----------------------|
| | instr num. | PC | dest. reg | done? | mispred? / except? |
| | 14 | 0x1233 | %rbx / %x24 | √ | |
| | 15 | 0×1239 | %rax / %x30 | √ | |
| | 16 | 0x1242 | %rex / %x31 | V | |
| | 17 | 0×1244 | %rex / %x32 | · | |
| | 18 | 0×1248 | %rdx / %x34 | √ | |
| | 19 | 0×1249 | %rax / %x38 | √ | |
| <u> </u> | 20 | 0x1254 | PC | ✓ | ✓ |
| | 21 | 0x1260 | %rcx / %x17 | | |
| | | ••• | | | |
| | 31 | 0x129f | %rax / %x12 | ✓ | |
| | 32 | 0x1230 | %rdx / %x19 | | |


free list

| %x19 | |
|-----------------|--|
| %x13 | |
| ••• | |
| ••• | |

when committing a mispredicted instruction...

this is where we undo mispredicted instructions






better? alternatives


can take snapshots of register map on each branch don't need to reconstruct the table (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction

need to let reorder buffer be accessed even more?


can track more/different information in reorder buffer







free regs for new instrs

| X19 | arch. | phys. |
|-----|-------|-------|
| X23 | reg | reg |
| | RAX | X15 |
| | RCX | X17 |
| | RBX | X13 |
| | RBX | X07 |
| | | |








free regs for new instrs for complete instrs

| X19 |
|-----|
| X23 |
| |

| arch. | phys. | |
|-------|-------|--|
| reg | reg | |
| RAX | X15 | |
| RCX | X17 | |
| RBX | X13 | |
| RBX | X07 | |
| | | |

| arch. | phys. |
|-------|-------------------|
| reg | reg |
| RAX | X21 |
| RCX | X2 X32 |
| RBX | X48 |
| RDX | X37 |
| | |

| instr num. | PC | dest. reg | done? | except? |
|---------------|--------|-----------|-------|---------|
| , | | ••• | | |
| 17 | 0×1244 | RCX / X32 | V | |
| 18 | 0x1248 | RDX / X34 | | |
| 19 | 0x1249 | RAX / X38 | ✓ | |
| 20 | 0x1254 | R8 / X05 | | |
| 21 | 0x1260 | R8 / X06 | | |
| | | ••• | | |




free regs for new instrs for complete instrs

| X19 |
|-----|
| X23 |
| |

| arch. | phys. |
|-------|-------|
| reg | reg |
| RAX | X15 |
| RCX | X17 |
| RBX | X13 |
| RBX | X07 |
| | ••• |

| arch. | phys. |
|-------|-------------------|
| reg | reg |
| RAX | X21 |
| RCX | X2 X32 |
| RBX | X48 |
| RDX | X37 |
| | |

| | instr num. | PC | dest. reg | done? | except |
|---|---------------|-------------------|-----------|----------|--------|
| ¥ | | | | | |
| | 17 | 0x1244 | RCX / X32 | √ | |
| | 18 | 0x1248 | RDX / X34 | | |
| | 19 | 0x1249 | RAX / X38 | √ | |
| | 20 | 0x1254 | R8 / X05 | √ | √ |
| | 21 | 0x1260 | R8 / X06 | | |
| | | | ••• | | |
| | | | | | |




free regs for new instrs for complete instrs


| X19 |
|-----|
| X23 |
| |


| arch. | phys. |
|-------|-------|
| reg | reg |
| RAX | X15 |
| RCX | X17 |
| RBX | X13 |
| RBX | X07 |
| ••• | ••• |


| arch. | phys. | |
|-------|-------------------|--|
| reg | reg | |
| RAX | X21 X38 | |
| RCX | X2 X32 | |
| RBX | X48 | |
| RDX | X37 X34 | |
| | | |

| | instr num. | PC | dest. reg | done? | except? |
|---|---------------|-------------------|-----------|-----------------|---------|
| ¥ | | | | | |
| | 17 | 0x1244 | RCX / X32 | √ | |
| | 18 | 0x1248 | RDX-/X34 | √ ····· | |
| | 19 | 0x·1249 | RAX-/X38 | √ ······ | |
| | 20 | 0x1254 | R8 / X05 | √ | √ |
| | 21 | 0x1260 | R8 / X06 | | |
| | | | | | |









free regs for new instrs

| X19 |
|-----|
| X23 |
| |

| arch. | phys. |
|-------|-------|
| reg | reg |
| RAX | X15 |
| RCX | X17 |
| RBX | X13 |
| RBX | X07 |
| | |

for complete instrs

| arch. | phys. | |
|-------|--------------------|--|
| reg | reg | |
| RAX | X21 X38 | |
| RCX | X2 X32 | |
| RBX | X48 | |
| RDX | X37 X34 | |
| | | |

| | instr num. | PC | dest. reg | done? | except? |
|---|---------------|-------------------|-----------|----------|---------|
| ¥ | | | | | |
| | 17 | 0x1244 | RCX / X32 | √ | |
| | 18 | 0x1248 | RDX / X34 | √ | |
| | 19 | 0x1249 | RAX / X38 | ✓ | |
| | 20 | 0x1254 | R8 / X05 | ✓ | ✓ |
| | 21 | 0x1260 | R8 / X06 | | |
| | | | | | |

handling memory accesses?


one idea:


list of done + uncommitted loads+stores


execute load early + double-check on commit have data cache watch for changes to addresses on list if changed, treat like branch misprediction


loads check list of stores so you read back own values actually finish store on commit maybe treat like branch misprediction if conflict?


the open-source BROOM pipeline













better data-flow



better data-flow



better data-flow

