x86-64 assembly

history: AMD constructed 64-bit extension to x86 first marketing term: AMD64

Intel first tried a new ISA (Itanium), which failed

Then Intel copied AMD64
marketing term: EM64T
Extended Memory 64 Technology
later marketing term: Intel 64

both Intel and AMD have manuals — definitive reference



Intel® 64 and IA-32 Architectures Software Developer's Manual

Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C and 3D

x86-64 manuals

Intel manuals:

```
https://software.intel.com/en-us/articles/intel-sdm 25 MB, 5240 pages
Volume 2: instruction set reference (2591 pages)
```

AMD manuals:

```
https://support.amd.com/en-us/search/tech-docs
"AMD64 Architecture Programmer's Manual"
```

example manual page (1)

INC—Increment by 1

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description	
FE /0	INC r/m8	М	Valid	Valid	Increment r/m byte by 1.	
REX + FE /0	INC r/m8 [*]	М	Valid	N.E.	Increment r/m byte by 1.	
FF /0	INC r/m16	M	Valid	Valid	Increment <i>r/m</i> word by 1.	
FF /0	INC r/m32	М	Valid	Valid	Increment <i>r/m</i> doubleword by 1.	
REX.W + FF /0	INC r/m64	М	Valid	N.E.	Increment <i>r/m</i> quadword by 1.	
40+ rw**	INC <i>r16</i>	0	N.E.	Valid	Increment word register by 1.	
40+ rd	INC <i>r32</i>	0	N.E.	Valid	Increment doubleword register by 1.	

NOTES:

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r, w)	NA	NA	NA
0	opcode + rd (r, w)	NA	NA	NA

^{*} In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

^{** 40}H through 47H are REX prefixes in 64-bit mode.

example manual page (2)

Description

Adds 1 to the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (Use a ADD instruction with an immediate operand of 1 to perform an increment operation that does updates the CF flag.)

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, INC r16 and INC r32 are not encodable (because opcodes 40H through 47H are REX prefixes). Otherwise, the instruction's 64-bit mode default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits.

Operation

DEST := DEST + 1;

Flags Affected

The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

Protected Mode Exceptions

#GP(0) If the destination operand is located in a non-writable segment.

instruction listing parts (1)


```
opcode — first part of instruction encoding
    ves, variable length
    "RFX"???
    more later (Friday or next week)
instruction — Intel assembly skeleton
r/m32 — 32-bit memory or register value
64-bit mode — does instruction exist in 64-bit mode?
compat/leg mode — in 16-bit/32-bit modes?
```

instruction listing parts (2)

```
dscription + operation (later on page)
    text and pseudocode description
flags affected
    flags — used by jne, etc.
```

exceptions — how can OS be called from this? example: can invalid memory access happen?

recall: x86-64 general purpose registers



overlapping registers (1)

setting 32-bit registers sets whole 64-bit register extra bits are always zeroes movg \$0x123456789abcdef, %rax // Intel: MOVABS RAX, 0x123456789abcdef xor %eax, %eax // %rax is 0. not 0x1234567800000000 movl \$-1, %ebx // Intel: MOV EBX, -1 // %rbx is 0xFFFFFFFF, not -1 (0xFFFFF...FFF) 32-bit instructions are often shorter than 64-bit ones. so compilers will prefer mov \$1234, %ecx to mov \$1234, %rcx

overlapping registers (2)

setting 8/16-bit registers doesn't change rest of 64-bit register:

```
movq $0x12345789abcdef, %rax
movw $0xaaaa, %ax
// %rax is 0x123456789abaaaa
```

AT&T versus Intel syntax

```
AT&T syntax:
movq $42, 100(%rbx,%rcx,4)

Intel syntax:
mov QWORD PTR [rbx+rcx*4+100], 42

effect (pseudo-C):
memory[rbx + rcx * 4 + 100] <- 42
```

AT&T syntax (1)

```
movq $42, 100(%rbx,%rcx,4)
destination last
constants start with $
registers start with %
```

AT&T syntax (2)

```
movg $42, 100(%rbx,%rcx,4)
operand length: a
    1 = 4: w = 2: b = 1
    can be omitted when implied by context
100(%rbx,%rcx,4):
memorv[100 + rbx + rcx * 4]
sub %rax, %rbx: rbx \leftarrow rbx - rax
```

Intel syntax

```
destination first

[...] indicates location in memory

QWORD PTR [...] for 8 bytes in memory

DWORD for 4

WORD for 2

BYTE for 1
```

can be omitted when implied by context

On LEA

LEA = Load Effective Address

uses the syntax of a memory access, but...

just computes the address and uses it:

leaq 4(%rax), %rax same as addq \$4, %rax
almost — doesn't set condition codes

LEA tricks

```
leaq (%rax,%rax,4), %rax multiplies %rax by 5
   address-of(memory[rax + rax * 4])
leal (%rbx,%rcx), %eax adds rbx + rcx into eax
   ignores top 64-bits
```

question

```
.data
string:
    .asciz "abcdefgh"
.text
    movq $string, %rax // mov RAX, STRING
    movq string, %rdx // mov RDX, [STRING]
    movb (%rax), %bl // mov BL, [RAX]
    leal 1(%rbx), %ebx // lea EBX, [RBX+1]
    movb %bl, (%rax) // mov [RAX], BL
    movg %rdx, 4(%rax) // mov [4+RAX], RDX
What is the final value of string?
a. "abcdabcd" d. "abcdefgh"
b. "bbcdefgh" e. something else / not enough info
c "bbcdabcd"
```

often, we'll want to work from binaries to assembly

tool we'll use on Linux: objdump

example from objdump --disassemble of hello-world program:

```
0000000000001060 <main>:
  1060: f3 0f 1e fa
                               endbr64
  1064: 50
                                push
                                       %rax
                                       0xf98(%rip),%rdi # 2004 <_IO_stdin_u</pre>
  1065: 48 8d 3d 98 0f 00 00
                               lea
  106c:
       e8 df ff ff ff
                               calla
                                       1050 <puts@plt>
  1071:
       31 c0
                                       %eax,%eax
                                xor
  1073:
       5a
                                       %rdx
                                pop
  1074:
         c3
                                reta
```

often, we'll want to symbol main at address 0x1060

tool we'll use on Linux: objdump

example from objdump --disassemble of hello-world program:

```
00000000000001060 <main>:
  1060: f3 Of le fa
                                endbr64
  1064: 50
                                push
                                       %rax
                                       0xf98(%rip),%rdi # 2004 < IO_stdin_u</pre>
  1065: 48 8d 3d 98 0f 00 00
                                lea
  106c:
       e8 df ff ff ff
                                calla
                                       1050 <puts@plt>
  1071:
       31 c0
                                       %eax,%eax
                                xor
  1073:
       5a
                                       %rdx
                                pop
  1074:
         c3
                                reta
```

often, we' first column: instruction addresses in hexadecimal (if executable/library has fixed address, tool we'll actual addresses they'll be loaded to)

example from objdump --disassemble of hello-world program:

```
0000000000001060 <main>:
 1060: f3 Of 1e fa
                                endbr64
 1064: 50
                                push
                                       %rax
                                       0xf98(%rip),%rdi # 2004 < IO_stdin_u</pre>
 1065: 48 8d 3d 98 0f 00 00
                                lea
 106c:
       e8 df ff ff ff
                                callq
                                       1050 <puts@plt>
 1071:
       31 c0
                                       %eax,%eax
                                xor
 1073:
       5a
                                       %rdx
                                pop
 1074:
         c3
                                reta
```

often, we machine code as list of byte values in hexadecimal

tool we'll use on Linux: objdump

example from objdump --disassemble of hello-world program:

```
0000000000001060 <main>:
  1060: f3 Of 1e fa
                               endbr64
  1064: 50
                               push
                                      %rax
  1065: 48 8d 3d 98 0f 00 00
                               lea
                                      0xf98(%rip),%rdi # 2004 <_IO_stdin_u</pre>
  106c:
       e8 df ff ff ff
                               calla
                                      1050 <puts@plt>
  1071:
       31 c0
                                      %eax,%eax
                               xor
  1073:
       5a
                                      %rdx
                               pop
  1074:
       c3
                               reta
```

often, we'll want callq 1050 <puts@plt> call to address 0x1050 tool we'll use on and puts@plt is at that address

example from objdump --disassemble of hello-world program:

```
0000000000001060 <main>:
  1060: f3 Of le fa
                               endbr64
  1064: 50
                               push
                                      %rax
                                      0xf98(%rip),%rdi # 2004 < IO_stdin_u</pre>
  1065: 48 8d 3d 98 0f 00 00
                               lea
  106c:
       e8 df ff ff ff
                               calla 1050 <puts@plt>
  1071:
       31 c0
                                      %eax,%eax
                               xor
  1073:
       5a
                                      %rdx
                               pop
  1074:
         c3
                               reta
```

```
lea 0xf98(%rip),%rdi # 2004 <_IO_stdin_used+0x4>
0xf98(%rip) computes address 0x2004
which is 0x4 bytes after _IO_stdin_used
```

example from objdump --disassemble of hello-world program:

```
0000000000001060 <main>:
 1060: f3 0f 1e fa
                              endbr64
 1064:
       50
                              push
                                     %rax
 1065: 48 8d 3d 98 0f 00 00
                              lea
                                     0xf98(%rip),%rdi # 2004 < IO stdin u
        # 2004 < IO stdin used+0x4>
 106c:
       e8 df ff ff ff
                              calla
                                     1050 <puts@plt>
 1071:
                                     %eax,%eax
       31 c0
                              xor
 1073:
       5a
                                     %rdx
                              pop
 1074:
        c3
                              reta
```

Linux x86-64 calling convention (1) System V Application Binary Interface AMD64 Architecture Processor Supplement

Edited by Michael Matz¹, Jan Hubička², Andreas Jaeger³, Mark Mitchell⁴

Draft Version 0.99.7

November 17, 2014

Linux x86-64 calling convention (2)

3.2 Function Calling Sequence

This section describes the standard function calling sequence, including stack frame layout, register usage, parameter passing and so on.

The standard calling sequence requirements apply only to global functions. Local functions that are not reachable from other compilation units may use different conventions. Nevertheless, it is recommended that all functions use the standard calling sequence when possible.

3.2.1 Registers and the Stack Frame

The AMD64 architecture provides 16 general purpose 64-bit registers. In addition the architecture provides 16 SSE registers, each 128 bits wide and 8 x87 floating point registers, each 80 bits wide. Each of the x87 floating point registers may be referred to in MMX/3DNow! mode as a 64-bit register. All of these registers are

21

Linux x86-64 calling summary

```
first 6 arguments: %rdi, %rsi, %rdx, %rcx, %r8, %r9 floating point arguments: %xmm0, %xmm1, etc.
```

additional arguments: push on stack

return address: push on stack call, ret instructions assume this

return value: %rax

calling convention example

movl \$3, %edx
movl \$2, %esi
movl \$1, %edi

foo

/* return value in %eax */

call

```
int foo(int a, int b, int c, int d, int e, int f, int g, int
foo(1, 2, 3, 4, 5, 6, 7, 8);
       $8
pushq
pusha
      $7
movl $6, %r9d
movl $5, %r8d
movl $4, %ecx
```

the call stack

```
foo(a,b,c,d,e,f,g,h);
•••
 stack allocations in caller)
 saved registers, if any)
                                         stack pointer after call
return address
(first stack allocation in foo)
                                       <sup>▼</sup>decreasing addresses
•••
```

floating point operations

x86 has two ways to do floating point

method one — legacy: x87 floating point instructions still common in 32-bit x86

method two — SSE instructions work more like what you expect

x87 floating point stack

```
x87: 8 floating point registers
    %st(0) through %st(7)
arranged as a stack of registers
example: fld 0(%rbx)
       : before after
st(0): 5.0 (value from memory at %rbx)
st(1): 6.0 5.0
st(1): 7.0
                6.0
st(6): 10.0
                9.0
 st(7): 11.0
                10.0
```

x87

not going to talk about x87 more in this course essentially obsolete with 64-bit x86

```
numbers: .float 1 .float 2 .float 3. float 4
ones: .float 1 .float 3 .float 5 .float 7
result: .float 0 .float 0 .float array of 4 floats
movps numbers, %xmm0
movps ones, %xmm1
addps %xmm1, %xmm0
movps %xmm0, result
/* result contains: 1+1=2,2+3=5,3+5=8,4+7=11 */
```

```
numbers: .float 1 .float 2 .float 3. float 4
ones: .float 1 .float 3 .float 5 .float 7
result: .float 0 .float 0 move packed single (single-precision float)
movps numbers, %xmm0
movps ones, %xmm1
addps %xmm1, %xmm0
movps %xmm0, result
/* result contains: 1+1=2,2+3=5,3+5=8,4+7=11 */
```

```
numbers: .float 1 .float 2 .float 3. float 4
ones: .float 1 .float 3 .float 5 .float 7
result: .float 0 .float 0 .float add packed single (single-precision float)
movps numbers, %xmm0
movps ones, %xmm1
addps %xmm1, %xmm0
movps %xmm0, result
/* result contains: 1+1=2,2+3=5,3+5=8,4+7=11 */
```

XMM registers

```
%xmm0 through %xmm15 (%xmm8 on 32-bit)

each holds 128-bits —

32-bit floating point values (addps, etc.)
64-bit floating point values (addpd, etc.)
64/32/16/8-bit integers (paddq/d/w/b, etc.)
a 32-bit floating point value, 96 unused bits (addss, movss, etc.)
a 64-bit floating point value, 64 unused bits (addsd, movsd, etc.)
```

more recently: %ymm0 through %ymm15 (256-bit, "AVX") overlap with %xmmX registers

XMM registers

```
%xmm0 through %xmm15 (%xmm8 on 32-bit)

each holds 128-bits —

32-bit floating point values (addps, etc.)
64-bit floating point values (addpd, etc.)
64/32/16/8-bit integers (paddq/d/w/b, etc.)
a 32-bit floating point value, 96 unused bits (addss, movss, etc.)
a 64-bit floating point value, 64 unused bits (addsd, movsd, etc.)
```

```
more recently: %ymm0 through %ymm15 (256-bit, "AVX") overlap with %xmmX registers
```

FP example

```
multiplyEachElementOfArray:
/* %rsi = array, %rdi length,
  %xmm0 multiplier */
loop:
     test %rdi, %rdi
        ie done
        movss (%rsi), %xmm1
        mulss %xmm0, %xmm1
        movss %xmm1, (%rsi)
        subq $1, %rdi
        addq $4, %rsi
        imp loop
done:
       ret
```

string instructions (1)

```
memcpy: // copy %rdx bytes from (%rsi) to (%rdi)
        cmpq %rdx, %rdx
        ie done
        movsh
        subq $1, %rdx
        imp memcpy
done:
       ret
movsb (move data from string to string, byte)
mov one byte from (%rsi) to (%rdi)
increment %rsi and %rdi (*)
cannot specify other registers
```

3:

string instructions (2)

```
memcpy: // copy %rdx bytes from (%rsi) to (%rdi)
    rep movsb
    ret
rep prefix byte
repeat instruction until %rdx is 0
decrement %rdx each time
cannot specify other registers
cannot use rep with all instructions
```

string instructions (3)

lodsb, stosb — load/store into string
movsw, movsd — word/dword versions
string comparison instructions

rep movsb is still recommended on modern Intel special-cased in processor?

addressing modes (1)

```
AT&T %reg
Intel RFG
AT&T $constant
Intel constant
AT&T displacement(%base, %index, scale)
Intel [base+index*scale+displacement]
   displacement (absolute)
   displacement(%base)
   displacement(.%index. scale)
```

addressing modes (2)

```
AT&T displacement(%rip)
Intel [RIP + displacement]
     value in memory displacement bytes after current instruction
thing: .quad 42
movq thing(%rip), %rax
     Linux assembler: thing(%rip) another way of referencing thing
          thing at 0x2000, instr ends at 0x3000 \rightarrow same as movq -0x1000(%rip), %rax
          other assemblers may have quite different syntax for this
     encoded as offset from address of next instruction
     (normally: label encoded as 32 or 64-bit address)
     helps relocatable code
```

addressing modes (3)

```
AT&T jmp *%rax
Intel jmp RAX
    imp to address specified by RAX
AT&T jmp *(%rax)
Intel imp [RAX]
    read value from memory at RAX
    PC becomes location in that value
AT&T imp *(%rax, %rbx, 8)
Intel jmp [RAX+RBX*8]
```

where is the jump?

```
0xA0000: lea 0x1234(%rip), %rax # 0xA123b
     (Intel syntax: LEA RAX, [RIP + 0x1234])
0xA0007: add %rbx, %rax # (Intel syntax: ADD RAX, RBX)
0xA000A: jmp *(%rax) # (Intel syntax: JMP [RAX])
. . .
0xA123B: 0xB0000 (64-bit value)
0 \times A1243: 0 \times C0000
0 \times B0000: 0 \times D0000
0 \times B0008: 0 \times E0000
0 \times B0010: 0 \times F0000
```

0xC0000: 0x90000

If %rbx initially contains 0x8, then the instruction executed after the iump is at address _____.

ENDBR64?

partial output of *objdump –disassemble*:


```
00000000000001060 <main>:
  1060: f3 Of le fa
                               endbr64
  1064: 50
                               push
                                      %rax
                                      0xf98(%rip),%rdi
  1065: 48 8d 3d 98 0f 00 00
                               lea
 106c: e8 df ff ff ff
                               callq 1050 <puts@plt>
  1071: 31 c0
                                      %eax,%eax
                               xor
                                      %rdx
  1073:
       5a
                               pop
  1074:
       с3
                               reta
```

endbr64: (currently) nop instruction that marks destination of branches

why? — we'll explain (much) later


recall(?): virtual memory

illuision of *dedicated memory*



segmentation


before virtual memory, there was segmentation



segmentation

before virtual memory, there was segmentation





x86 segmentation

addresses you've seen are the offsets

but every access uses a segment number!


```
segment numbers come from registers
```


CS — code segment number (jump, call, etc.)
SS — stack segment number (push, pop, etc.)
DS — data segment number (mov, add, etc.)


ES — addt'l data segment (string instructions) FS, GS — extra segments (never default)

instructions can have a *segment override*:


```
movq $42, %fs:100(%rsi)
    // move 42 to segment (# in FS),
    // offset 100 + RSI
```








x86 segment descriptor



```
L — 64-bit code segment (IA-32e mode only)
```

x86 segment descriptor

TYPE — Segment type



```
L — 64-bit code segment (IA-32e mode only)

AVL — Available for use by system software

BASE — Segment base address

D/B — Default operation size (0 = 16-bit segment; 1 = 32-bit segment)

DPL — Descriptor privilege level

G — Granularity


LIMIT — Segment Limit

P — Segment present

S — Descriptor type (0 = system; 1 = code or data)
```

x86 segment descriptor

TYPE — Segment type



```
L — 64-bit code segment (IA-32e mode only)

AVL — Available for use by system software

BASE — Segment base address

D/B — Default operation size (0 = 16-bit segment; 1 = 32-bit segment)

DPL — Descriptor privilege level

64-bit or 32-bit or 16-bit mode? (if code)

LIMIT — Segment Limit

P — Segment present

S — Descriptor type (0 = system; 1 = code or data)
```

64-bit segmentation

in 64-bit mode:

limits are ignored

base addresses are ignored

...except for %fs, %gs
 when explicit segment override is used

effectively: extra pointer register

thread-local storage

Linux, Windows use %fs, %gs for thread-local storage

variables that have different values in each thread

e.g. for program using multiple cores to track different values for each core

TLS example (read) (C)

```
#include <threads.h>
thread_local int thread_local_value = 0;
int get_thread_local() {
    return thread local value:
0000000000001149 <get thread local>:
                f3 Of 1e fa
    1149:
                    endbr64
                64 8b 04 25 fc ff ff ff
    114d:
                    mov %fs:0xffffffffffffffc,%eax
    1155:
                с3
                    reta
```

TLS example (write) (C)

```
#include <threads.h>
thread_local int thread_local_value = 0;
void set thread local(int new value) {
    thread local value = new value;
}
0000000000001156 <set thread local>:
    1156:
                f3 Of 1e fa
                    endbr64
                64 89 3c 25 fc ff ff ff
    115a:
                           %edi,%fs:0xffffffffffffffff
                    mov
    1162:
                с3
                    retq
```

backup slides

floating point calling convention

use %xmm registers in order

note: variadic functions

```
variable number of arguments printf, scanf, ... see man stdarg
```

same as usual

...but %rax contains number of %xmm used

exploring assembly

compiling little C programs looking at the assembly is nice:

or disassemble:

```
gcc -0 -c file.c (or make an executable)
```

objdump -dr file.o (or on an executable)

d: disassemble

r: show (non-dynamic) relocations

exploring assembly

compiling little C programs looking at the assembly is nice:

```
gcc -S -0 extra stuff like .cfi directives (for try/catch)
```

or disassemble:

```
gcc -0 -c file.c (or make an executable)
```

objdump -dr file.o (or on an executable)

d: disassemble

r: show (non-dynamic) relocations

assembly without optimizations

```
compilers do really silly things without optimizations:
int sum(int x, int y) { return x + y; }
sum:
    pusha
            %rbp
           %rsp, %rbp
    mova
    movl
            %edi, -4(%rbp)
    movl %esi, -8(%rbp)
    movl -4(%rbp), %edx
           -8(%rbp), %eax
    movl
    addl
            %edx, %eax
            %rbp
    popq
    ret
instead of gcc -0 version:
sum:
    leal (%rdi,%rsi), %eax
    ret
```

caller-saved registers

functions may freely trash these

```
return value register %rax
argument registers:
    %rdi. %rsi. %rdx. %rcx. %r8. %r9
%r11
MMX/SSE/AVX registers: %xmm0-15, etc.
floating point stack: %st(0)-%st(7)
condition codes (used by ine, etc.)
```

callee-saved registers

functions *must preserve* these

```
%rsp (stack pointer), %rbp (frame pointer, maybe)
%r12-%r15
```

caller/callee-saved

```
foo:
    pushq %r12 // r12 is caller-saved
    ... use r12 ...
    popq %r12
    ret
other function:
    pushq %r11 // r11 is caller-saved
    . . .
    callq foo
    popq %r11
```