Computer System Design Test #3 Note Sheet

Max Buses / Max Functions: PCI supports up to 256 buses with 80 cards/bus

Bus Speed: Originally 0 \leftrightarrow 33MHz, V2.1 introduced 0 \leftrightarrow 66MHz

Memory Spaces: Data/Memory, IO, Control

Bus Width: 32 bits, V2.1 increased it to 64 bits

North Bridge: High performance bridge, location of PCI cards/RAM, connected directly to CPU

South Bridge: The legacy bridge, provides backwardscompatibility for ISA cards, etc.

 $\begin{tabular}{ll} \textbf{Initiator:} & \textbf{The device with control of a the bus. Similar to} \\ & \textbf{bus master in ISA} \\ \end{tabular}$

Target: Destination device of a transaction

Bus Clock Speeds: Spec says $0 \leftrightarrow 33 \mathrm{MHz}$, speed can vary based on certain conditions. Slowing the clock can save power. If the clock goes to $0 \mathrm{MHz}$ (think sleeping), the card must be able to resume when the clock starts again.

Address/Data Phase:

Address phase: The assertion of FRAME# indicates the start of a new burst transfer. This indicates the beginning of an address phase.

Data phase: C/BE# becomes active low byte enables, indicating which of the 4 bytes have valid data. AD contains the data. DEVSEL# is asserted by the receiver of the transaction to allow the start of the data phase.

Claiming Transactions: The target must claim the transaction (using DEVSEL#) in 6 clocks or bus must be returned.

IRDY/TRDY Wait States: IRDY: Initiator Ready. TRDY: Target ready. Both initiator and target can insert wait states if needed.

 $\mathbf{STOP}\# \mathbf{:}\ \mathrm{Used}\ \mathrm{by}\ \mathrm{the}\ \mathrm{target}\ \mathrm{to}\ \mathrm{tell}\ \mathrm{the}\ \mathrm{initiator}\ \mathrm{to}\ \mathrm{stop}$ the transaction

Reflected Wave Switching: Wires are not terminated to cause (nearly) complete reflection. The source end is terminated to allow for 1 reflection to be added. This means the wire only needs driven at half the desired voltage, but it require precise timing of clock edges to ensure the sample is taken during constructive interference.

Incident Wave Switching: Output pins drive the desired voltage onto the wire with sufficient current to ensure all devices can see the correct voltage transition. Wires are terminated to minimize reflections that will cause interference.

Ground Bounce: Switching of inputs requires modification of the charge on the gate of a transistor. Switching many of these at once will cause a large transient current in the digital supply lines.

Green Machine: PCI has a goal of low power consumption. This is achieved through reflected wave switching, variable clock speeds, and preventing lines from floating for long periods of time.

Burst Transfers: Multiple data phases per address phase.

The initiator send the start address during the address phase and the target is responsible for tracking the current destination address for each data phase.

Throughput Calculations:

Theoretical (33 MHz clock):

$$33 \times 10^{6} \frac{\text{cycles}}{\text{sec}} * 32 \frac{\text{bits}}{\text{cycle}} = 1056 \times 10^{6} \frac{\text{bits}}{\text{sec}} = 132 \text{ MBps}$$

Burst Length of 9 Data Phases:

$$\overline{33 \times 10^6 \frac{\text{cycles}}{\text{sec}} * 32 \frac{\text{bits}}{\text{cycle}} * \frac{9 \text{ data cycles}}{10 \text{ cycles}}} = 118.8 MBps$$

Signal Groups:

System Signals: CLK, CLKRUN#, RST# (reset)

Address/Data Bus: AD, C/BE#, PAR (parity)
Transaction Control: FRAME#, IRDY#, TRDY#,
STOP#, IDSEL, LOCK#, DEVSEL#

Arbitration Signals: GNT#, REQ#

C/BE#:

Commands:				
Command				Meaning
0	0	0	0	Int Ack
0	0	1	0	IO Read
0	0	1	1	IO Write
0	1	1	0	Mem Read
0	1	1	1	Mem Write
1	0	1	0	Config Read
1	0	1	1	Config Write
1	1	0	1	Dual Address Cycle

Dual address cycle is used to send 64 bit addresses across a 32 bit bus.

Byte Enable Patterns: Byte Enable is active low, each bit 0-3 corresponds to 8 of the AD lines. $(0 \rightarrow \text{enabled}, 1 \rightarrow \text{disabled})$

Bus Arbitration: The action of determining which device will be the next initiator. Arbitration must be fair (each device gets to be bus master in a knowable maximum # of grant cycles.

GNT#: A card asserts grant to indicate it wants control of the bus

ACK#: The bus arbitrator will assert ACK# to indicate that card is scheduled to be the next master.

FRAME#: During the start of a new bus transfer, the card with ACK# asserts FRAME# indicating it is in control of the bus (claiming the bus)

Hidden Arbitration: Cards can request the bus at any time.

The next card is selected as soon as the current transaction is started and the next card waits until the transaction is complete.

Subtractive Decoding: Technique for placing legacy devices in a PCI system. If DEVSEL# is not asserted in 4 clock cycles, the south/legacy bridge asserts DEVSEL# & copies the transaction to the legacy bus.

MIN_GNT: Indicates the minimum time the device needs to be in charge of the bus in 250ns chunks.

Min/Max Latencies: Minimum/maximum time that can elapse without a device being in charge of the bus.

Bus Parking: Arbitrator asserts ACK# to a card that is not asserting GNT#. This is only fair if no other cards are asserting GNT#. This saves 2 clock cycles on a lightly loaded bus.

PCI implementation of Plug and Play (PNP): PCI PNP is a "no surprise" PNP methodology. The user must first warn the software before removing or installing a card. The software prepares the card connector for insertion/removal and indicates to the user when the process can happen. The steps for PNP are:

- 1. Selectively assert and deassert RST# to the connector
- 2. Isolate the card from the logic
- 3. Remove or apply power to connector
- 4. Turn on/off Attention Indicator for the connector to indicate the connector is ready for removal/insertion