Digital Design Lab #5: 7-segment Decoder Driver

Charlie Coleman Lab Partner: Luke Taylor 2016 October 11

Objective: The objective of this lab was to create a seven segment decoder and use it to display the output of a three bit adder.

Design:

In this lab, a seven segment decoder was developed and tested using a three bit adder. Each segment of the seven segment decoder was developed separately and then combined into one schematic. The three bit adder from Lab #4 was used, with its outputs going into the seven segment decoder.

Truth Table 1:

Α	В	С	D	Sa	Sb	Sc	Sd	Se	Sf	Sg
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

Karnaugh Maps: Sa 00 01 11

1

00 0

01	1	0	0	0		01	0	1	
11	0	1	0	0		11	1	0	
10	0	0	1	0		10	0	0	
Se	00	01	11	10	1	Sf	00	01	
5 E	U	OI	11	TO		31	00	OI	
00	0	1	1	0		00	0	1	
01	1	1	1	0		01	0	0	
11	0	0	0	0		11	0	1	
10	0	1	0	0		10	0	0	

10

0

0

Sb 00 01

00 0

11

0

1 1

1

0

10

0 1 1

1

0 0

0

Sc	00	01	11	10
00	0	0	0	1
01	0	0	0	0
11	1	0	1	1
10	0	0	0	0
Sg	00	01	11	10
Sg 00	00 1	01 1	11	10
00	1	1	0	0

Sd	00	01	11	10
00	0	1	0	0
01	1	0	1	0
11	0	0	1	0
10	0	1	0	1

Equations:

 $S_{a} = \overline{A} \, \overline{B} \, \overline{C} \, D + \overline{A} \, B \, \overline{C} \, \overline{D} + A \, B \, \overline{C} \, D + A \, \overline{B} \, C \, D$

```
\begin{split} S_b &= \bar{A}\,B\,\bar{C}\,D + A\,B\,\bar{D} + A\,C\,D + B\,C\,\bar{D} \\ S_c &= \bar{A}\,\bar{B}\,C\,\bar{D} + A\,B\,\bar{D} + A\,B\,C \\ S_d &= \bar{B}\,\bar{C}\,D + \bar{A}\,B\,\bar{C}\,\bar{D} + B\,C\,D + A\,\bar{B}\,C\,\bar{D} \\ S_e &= \bar{A}\,D + \bar{A}\,B\,\bar{C} + \bar{B}\,\bar{C}\,D \\ S_f &= A\,B\,\bar{C}\,D + \bar{A}\,\bar{B}\,C + \bar{A}\,\bar{B}\,D + \bar{A}\,C\,D \\ S_c &= \bar{A}\,\bar{B}\,\bar{C} + \bar{A}\,B\,C\,D + A\,B\,\bar{C}\,\bar{D} \end{split}
```

Procedure: To begin the lab, we created a new project in the Xilinx In this project, we created individual schematics for each segment of the decoder, Sa through Sg. Each schematic was given a symbol. Under a new schematic file, the schematic symbols were all added and the appropriate inputs were labeled with I/O markers. software rearranged some of the input orders of the segments, so extra care was taken when connecting them. We then tested the 7segment decoder for all input combinations using the clock simulation We then tested the circuit with time delays using postroute simulation. The only inputs tested for using time delays were 1, 2, and 4, with A being the most significant bit. The decoder was then downloaded to a board and tested for all input combinations. then created a schematic symbol for the seven segment decoder. then pulled up our 3 bit adder from lab 4, and connected it to the seven bit decoder. This was done using Add Source to add the adder to the current project. We removed the 3 bit adder output markers, and connected the outputs of the adder to the inputs of the decoder. The schematic was then saved and synthesized. This schematic was then downloaded and tested with the following combinations.

CIN	A(2:0)	B(2:0)
0	000	000
0	001	010
0	011	011
0	011	100
0	011	101
0	001	110
0	110	101
0	111	111
1	111	111

Data: See attached diagrams and simulations.

Data Analysis:

Conclusion: