#### NTUEE DCLab

Sep. 23, 2021

# **Example: An 8-bit ALU**

**Presenter: Yen-Lung Chen** 

Advisor: Prof. Chia-Hsiang Yang

Graduate Institute of Electronics Engineering, National Taiwan University






### Objectives

- In this lab, you will learn
  - How to verify your Verilog HDL
  - How to run the NC-Verilog simulator with test-bench
- Check if you have these files
  - Lab0\_alu.v
  - Lab0\_alu\_tb.v

### An 8-bit ALU



110

111

Subtraction & Divide by 2

Unused

data o=(data b i-data a i)>>1

Unused

## Check Verilog Code and Simulation

- Check Verilog Code via NC-Verilog
  - ncverilog Lab0\_alu.v
  - NC-Verilog will report your RTL code
  - Ensure there are no errors
- Run simulation with a test bench via NC-Verilog
  - ncverilog Lab0\_alu\_tb.v +access+r
  - Check if there are any warnings/errors
- Open the waveform
  - nWave &

### References

• NTU VLSI Lab course material, Lab 1, 2014