NTUEE DCLAB

LAB 2: RSA256 解密機

Graduate Institute of Electronics Engineering
National Taiwan University

Outline

- Introduction
 - Lab requirements
- RSA256 cryptosystem
- System-on-Chip (SoC) and Qsys
- Implementation
 - RSA256 core
 - RSA256 wrapper
- Code template
- System setup and run testing program
- Report regulations

Introduction

- RSA256解密機
 - PC 端透過 RS232 傳輸金鑰與密文給 FPGA
 - FPGA 接收資料並進行解密運算
 - 解密完成後 FPGA 透過 RS232 將答案傳回給 PC 端
- 實驗目的
 - 實作巨大整數運算,了解不同運算方式對硬體效率的 影響,體會硬體加速的不可取代性
 - 實作大型的輸入輸出界面,理解模組溝通的基礎模式 與系統間通訊的匯流排(bus)觀念

Lab Requirements


- Key0 可以reset
- 通過測資,正確解密
 - Code template 助教有提供三筆
 - 另外一筆隱藏測資會在 demo 當天公佈
 - 設計可為單次使用(每次解密前要先按reset)
- Bonus (demo 時與 report 中皆應清楚詳細說明)
 - 不需 reset 即可連續解密多份密文(不同金鑰)
 - 進行更多bit數字(> 256b)的解密運算
 - 其他能想到的變化

Outline

- Introduction
 - Lab requirements
- RSA256 cryptosystem
- System-on-Chip (SoC) and Qsys
- Implementation
 - RSA256 core
 - RSA256 wrapper
- Code template
- System setup and run testing program
- Report regulations

Introduction to Cryptography

- Communication is insecure
- Use cryptosystems to protect communications



RSA Cryptosystem

- Carrie select a key pair and release the encryption key/public key (公鑰)
 - Everyone knows the encryption key
 - RSA is a public cryptosystem
- If Harrison wants to communicate with Carrie, he uses the encryption key released by Carrie to encrypt
- Carrie uses the decryption key/private key (私鑰) to decipher the encrypted message
 - Only Carrie knows the decryption key
 - Message sent from Harrison to Carrie is secured

Key Pair Selection Scheme

- Randomly select 2 distinct prime numbers p and q
 - For security reason, p = 2p' + 1 and q = 2q' + 1, where p' and q' are also prime numbers.
- Evaluate N = pq and $\Phi(N) = (p-1)(q-1)$
- Choose e such that gcd(e, Φ(N)) = 1
- Find the integer d $(0 < d < \Phi(N))$ such that ed $k\Phi(N) = 1$
- Finally, release the number pair (N, e) and keeps (d, p, q, Φ(N))
 in secret
 - (N, e) is the public key
 - (N, d) is the private key

RSA Encryption and Decryption

- x is the message to be sent
- y is the encrypted message actually being sent
- Encryption

$$- y = x^e \mod N$$

- Decryption
 - $x = y^d \mod N$



For RSA256: p, q are 128b, the rest are 256b Hard to calculate!

Need an efficient way to compute! But how?

(N, e) is the public key (N, d) is the private key

Exponentiation by Squaring

- Reduce the amount of multiplication
- Use the binary representation of the exponent
- Example: assume d = 12

```
-y^{d} = y^{12_{10}} = y^{1100_2} = (1 \cdot y^8) \cdot (1 \cdot y^4) \cdot (0 \cdot y^2) \cdot (0 \cdot y^1)
```

 $- y^{d} (mod N) = [(y^{8}) \cdot (y^{4})] (mod N)$

Algorithm 1 RSA256 with exponentiation by squaring

```
1: function ExponentiationSquaring(N, y, d)
         t \leftarrow y
 2:
         m \leftarrow 1
 3:
     for i \leftarrow 0 to 255 do
              if i-th bit of d is 1 then
 5:
                  m \leftarrow m \cdot t \pmod{N}
 6:
              end if
             t \leftarrow t^2 \pmod{N}
                                                                                                      \triangleright t \rightarrow t^2 \rightarrow t^4 \rightarrow \cdots
         end for
 9:
         return m
10:
11: end function
```

Modulo of Products

- Now, y^dmod(N) becomes several ab mod(N) operations
 - Further replace multiplication with additions
- Example: assume a = 12

```
- ab \mod(N) = 12_{10} \cdot b \mod(N) = 1100_2 \cdot b \mod(N) = (8b + 4b) \mod(N)
```

- $-8b = 2 \cdot 4b = 2 \cdot 2 \cdot 2b$ (can be compute with similar way)
- Perform modulo operation every iteration to prevent overflow

```
Algorithm 2 Modulo of products
1: function ModuloProduct(N, a, b, k)
                                                                               \triangleright k is number of bits of a
        t \leftarrow b
        m \leftarrow 0
 3:
        for i \leftarrow 0 to k do
 4:
           if i-th bit of a is 1 then
 5:
               if m+t \ge N then
 6:
                  m \leftarrow m + t - N
                                                         > perform modulo operation in each iteration
 7:
               else
 8:
                   m \leftarrow m + t
 9:
               end if
10:
           end if
11:
           if t+t \ge N then
12:
               t \leftarrow t + t - N
                                                         > perform modulo operation in each iteration
13:
14:
               t \leftarrow t + t
15:
           end if
16:
        end for
17:
        return m
19: end function
```

Montgomery Algorithm

- However, Algorithm 2 still needs comparison (for modulo operation) in each iteration
- Alternative method to prevent overflow
 - Calculating $ab \cdot 2^{-i} \mod(N)$
- Example: assume a = 12, i = 4

-
$$ab \cdot 2^{-4} = 4'b1100 \cdot b \cdot 2^{-4} = ((0 \cdot 2^{-1} + 0) \cdot 2^{-1} + b) \cdot 2^{-1} + b) \cdot 2^{-1}$$

2⁻¹ is multiplied in every iteration so it won't overflow

More on Montgomery Algorithm

```
Algorithm 3 Montgomery algorithm for calculating ab2^{-256} \mod N
 1: function MontgomeryAlgorithm(N, a, b)
        m \leftarrow 0
 2:
        for i \leftarrow 0 to 255 do
 3:
           if i-th bit of a is 1 then
 4:
                m \leftarrow m + b
 5:
                                                                    \triangleright 4~6: replace multiplication with
            end if
 6:
                                                                       successive addition
            if m is odd then
 7:
                m \leftarrow m + N
 8:
            end if
 9:
                                                                    \triangleright 7~10: calculate the modulo of a \cdot 2^{-1}
            m \leftarrow \frac{m}{2}
10:
                                                                       \rightarrow Montgomery reduction
        end for
11:
        if m \geq N then
12:
            m \leftarrow m - N
13:
        end if
14:
        return m
15:
16: end function
```

RSA256 with Montgomery Algorithm

- The final algorithm
 - Remember to multiply y (b) by 2²⁵⁶ in advance

```
Algorithm 4 RSA256 with exponentiation by squaring and Montgomery algorithm
```

```
1: function RSA256Mont(N, y, d)
          t \leftarrow \text{ModuloProduct}(\hat{N}, 2^{256}, y, 256) \ \boldsymbol{t} = \boldsymbol{y} * \boldsymbol{2^{256}}
          m \leftarrow 1
 3:
        for i \leftarrow 0 to 255 do
 4:
                if i-th bit of d is 1 then
 5:
                      m \leftarrow \text{MontgomeryAlgorithm}(N, m, t) \ \boldsymbol{m} * \boldsymbol{t} * \boldsymbol{2^{-256}} \ (\boldsymbol{modN})
 6:
                end if
 7:
                t \leftarrow \text{MontgomeryAlgorithm}(N, t, t) \ \boldsymbol{t} * \boldsymbol{t} * \boldsymbol{2^{-256}} \ (\boldsymbol{modN})
 8:
          end for
 9:
           return m
10:
11: end function
```

- For RSA256, we use i = 256
 - ab $mod(N) = ab 2^{256} 2^{-256} mod(N) = ab' 2^{-256} \cdot mod(N)$
 - $b' = b * 2^{256}$

Outline


- Introduction
 - Lab requirements
- RSA256 cryptosystem
- System-on-Chip (SoC) and Qsys
- Implementation
 - RSA256 core
 - RSA256 wrapper
- Code template
- System setup and run testing program
- Report regulations

System-on-Chip (SoC)

- Integrate the entire system onto a single chip
 - May contain digital, analog, mixed-signal, RF functions
 - Allows large systems to be built with existing modules
- Master
 - initialize requests
- Slave
 - respond to requests
- Bus
 - interconnection between master and slave IPs
 - The protocols are similar to memory read/write
 - Ex: AMBA/AHB/AXI (ARM), Avalon (Altera)


Memory Mapped I/O (MMIO)


- CPU uses address to access the RAM
- Some addresses in SoC are mapped to I/O of IP
 - Access them just like accessing the RAM



Qsys: Altera SoC Tool

- Upon opening Qsys, there will be a clock source module
 - Converts raw signals (conduits) to clock and reset (negedge)
- Parallel I/O modules can create read/write slave interface
 - For key, switch, LED, ...
- PLL converts 50MHz (default clock) to almost any frequency






18


More on Qsys

- You can add more modules to the design
 - Like the core and wrapper you implemented (as master)
 - Possible connection will be displayed, click to enable
- Connected signals are colored black
 - Slaves are associated with address ranges
 - Masters uses this address to access the slaves



Add Qsys Module to Your Design

- Generate Qsys qip module and Verilog file
- Add the qip to your project and connect the corresponding wires under the top module (DE2_115.sv)



Follow the step-by-step tutorial to generate your Qsys module for Lab2!

Outline


- Introduction
 - Lab requirements
- RSA256 cryptosystem
- System-on-Chip (SoC) and Qsys
- Implementation
 - RSA256 core
 - RSA256 wrapper
- Code template
- System setup and run testing program
- Report regulations

General Roadmap

- Create a project
- Implement the RSA256 core
- Implement a wrapper to control RS232 and your core
- Build Qsys system
- Compile and program

RSA256 Core

- Divide the functions based on Algorithm 4 into submodules
 - During PREP, execute submodule RsaPrep (ModuloProduct)
 - Calculate $y \cdot 2^{256} \mod(N)$
 - During MONT, execute submodule RsaMont
 - Calculate $t \leftarrow t^2 \cdot 2^{-256} \operatorname{mod}(N)$ and $m \leftarrow mt \cdot 2^{-256} \operatorname{mod}(N)$
 - Dedicate one instant to each calculation for parallel processing



RS232


- Very old (1969) and very simple protocol
 - Only has two signal lines receiver/transmitter (RX/TX)
- But very slow (~10KB/s)
- Here, we use Qsys IP
 - Access different data by address BASE+0, 4, 8, ...

Address	Offset	Register Name	R/W	Description/Register Bits														
Auuress				15:13	12	11	10	9	8	7	6	5	4	3	2	1	0	
BASE+0	0	rxdata	RO	Reserved						1	Receive Data							
BASE+4	1	txdata	WO	Reserved						1	Transmit Data							
BASE+8	2	status 2	RW	Reserved	eop	cts	dcts	1	e	rrd y	trd y	tmt	toe	roe	brk	fe	pe	
	3	control	RW	Reserved	ieo P	rts	idct s	trb k	ie	irrd v	itrd y	Ā	itoe				ine = 0*4;	_
	4	divisor 3	RW	Baud Rate		,	1		local	= 0.4;	-							
	5	endof- packet 3	RW	Reserved						1	End	-01	<pre>localparam STATUS_BASE = localparam TX_OK_BIT =</pre>					;

localparam RX OK BIT

RSA256 Wrapper

- 操作Qsys生成的RS232 IP
 - 先讀入資料(key & cipher text)
 - 讀取完後交給core進行解密
 - 將解密完資料(plain text)寫出
- · 在讀寫前要先確定IP準備好了
 - 讀取BASE+8的[7]和[6](前頁螢光筆標示處)
 - Ex: 當addr給BASE+8, readdata[7]代表RX準備情況
- 讀寫時每次只有8 bits
 - 所以每一筆256b資料要分32次讀
 - Ex:當addr給BASE+0, readdata[7:0]是RX送來的8b資料



Outline

- Introduction
 - Lab requirements
- RSA256 cryptosystem
- System-on-Chip (SoC) and Qsys
- Implementation
 - RSA256 core
 - RSA256 wrapper
- Code template
- System setup and run testing program
- Report regulations

Code Template

- DE2_115/
 - Design setup files
- pc_python/
 - Python executable test program for PC
- tb_verilog/
 - Verilog testbench for core and wrapper
- Rsa256Core.sv
 - Implement RSA256 decryption algorithm here.
- Rsa256Wrapper.sv
 - Implement controller for RS232 protocol
 - Including reading check bits and read/write data.

Core and Wrapper Modules

```
module Rsa256Wrapper (
    input avm_rst,
    input avm_clk,
    output [4:0] avm_address,
    output avm_read,
    input [31:0] avm_readdata,
    output avm_write,
    output [31:0] avm_writedata,
    input avm_waitrequest
);
```


Debug Core and Wrapper

- Testbench for core and wrapper are provided in tb_verilog/
- To run simulation for core
 - ncverilog +access+r tb.sv Rsa256Core.sv
- To run simulation for wrapper
 - ncverilog +access+r test_wrapper.sv PipelineCtrl.v \
 PipelineTb.v Rsa256Wrapper.sv Rsa256Core.sv
- Use nWave to check the waveform and happy debugging!
 - It is advised to test individual modules first

Outline

- Introduction
 - Lab requirements
- RSA256 cryptosystem
- System-on-Chip (SoC) and Qsys
- Implementation
 - RSA256 core
 - RSA256 wrapper
- Code template
- System setup and run testing program
- Report regulations

System Setup



Testing Program

- Environment setup
 - Install Python2
 - ez_setup.py (https://pypi.org/project/setuptools/) or sudo apt-get install python-pip
 - (sudo) pip install pySerial
- Usage
 - Copy key and encrypted data (enc.bin and key.bin) next to the executable
 - ./rs232.py [COM? | /dev/ttyS0 | /dev/ttyUSB0]
- Several test data are already provided

Decryption Flow

- The executable will
 - Send 32-byte divisor N
 - Send 32-byte exponent d
 - Loop
 - Send 32B cipher text y
 - (Your module calculates the result)
 - Receive 31-Byte plain text x
- Note: a zero byte is padded to the front of each 32-byte plain text to prevent overflow
 - The size of plain text is 31 bytes
 - The size of cipher text in enc.bin is 32 bytes

Outline

- Introduction
 - Lab requirements
- RSA256 cryptosystem
- System-on-Chip (SoC) and Qsys
- Implementation
 - RSA256 core
 - RSA256 wrapper
- Code template
- System setup and run testing program
- Report regulations

Report Regulations

- 內容應包含
 - File Structure
 - System Architecture (必須包含Data Path)
 - Hardware Scheduling (FSM or Algorithm Workflow)
 - Fitter Summary 截圖
 - Timing Analyzer 截圖
 - 遇到的問題與解決辦法,心得與建議
- 一組交一份,以pdf檔繳交
- 命名方式:teamXX_lab2_report.pdf
 - Ex: team01_lab2_report.pdf
- 繳交期限:demo當天午夜
 - 遲交每三天*0.7

Submission Rules

• 繳交檔案架構

```
team01_lab2
- team01_lab2_report.pdf
- src
- < all of your verilog code >.v
```

- 將 teamXX_labX 資料夾包成一個 zip 後,上傳到實驗室
 NAS 各組的 submission 資料夾
- src 資料夾內的 Verilog 可自行命名,只要在 report 中有說明層級架構即可
- 繳交期限: demo 日當天 23:59 前
- 若未遵守繳交格式會酌情扣分

Questions?

NTUEE DCLAB 37

Tips & FAQ

- Don't forget to import qsf:
 - Assignment -> Import Assignments
- Be aware of register overflow!
- For RS232:
 - 需確認waitrequest是否為0,才可讀取status的資料
 - 在存取完一筆資料後要將address設為status_base,不 然可能會造成錯誤
- Use nWave for better debugging