NTUEE DCLAB

Introduction to SpyGlass

Presenter: Yu-Cheng Lin

Graduate Institute of Electronics Engineering, National Taiwan University





Introduction to SpyGlass Lint

- The SpyGlass platform provides designers with insight about their design, early in the process at RTL
- SpyGlass Lint is a comprehensive HDL design rule checker
- We can use SpyGlass Lint to check the coding style of our design and if it is synthesizable



Before Using SpyGlass

Source the environment settings of CAD tools.

source /usr/cad/synopsys/CIC/license.csh

source /usr/cad/synopsys/CIC/spyglass.cshrc



Start SpyGlass


Type the following command

spyglass &

The token "&" enable you to use the terminal while Verdi is running in the background.




Specify the Design File






Specify the Design File





Specify Top Module Name





Specify Top Module Name

SpyGlass Explorer: spyglass-1.prj@cad29												
<u>File</u>	<u>/</u> Edit	<u>V</u> iew	<u>T</u> ools	✓ ✓ Help	Design Setup	Add Files Read Design	Goal Setup	Analyze Results				
4 Add Fil	e(s)	☐ <u>A</u> dva	anced Options					4	х			
Set Op Read D	tions	Stop Designore Diveable Interpret Ignore V Ignore V Enter Ma Set HDL Searche Specify the S	vel Design Un sign Unit(s) Design Unit(s) e Block Abstract Pragma(s) /HDL code withi acros for Analys . Parameter(s) v es the specified the library direct library file exten System Verilog auto-compilation uplicate Module Verilog 2k Proc /HDL87 Compa tically Sort VHD	ed Design U n pragma bling pragma bling pragma bling pragma bling pragma bling pragma bling processing processing processing bling b	nit(s) ock 'translate' ock 'synthesis' ude files design ning libraries	CONV	Value					



Read Design

SpyGlass Explorer: spyglass-1.prj@cad29												
A		2	2	101	4 Add Files)	(C)					
<u>File</u> <u>E</u> dit	<u>V</u> iew_	<u>T</u> ools	Help.	Design Setup	Read Design	Goal Setup	Analyze Results					
4 Add File(s)	☐ <u>A</u> dva	nced Options					4	х				
♣ Import Source(s)			Optio	on		Value						
Set Options	Stop Des Ignore D	vel Design Uni sign Unit(s) esign Unit(s)			CONV							
Read Design	Interpret Ignore V Ignore V Ignore V Enter Ma Set HDL Searche Specify t Specify t Specify t Enable S Enable a Allow Du Disable V Run in V	e Block Abstracte Pragma(s) 'HDL code withi 'HDL code withi acros for Analysi Parameter(s) Vest the specified p the library files ir the library direct ibrary file extens System Verilog F auto-compilatior uplicate Module Verilog 2k Proce 'HDL87 Compat tically Sort VHD	n pragma blo n pragma blo s falue paths for inclu to the source pries contain sions Processing of gateslib i Names in Vessing ibility Mode	ock 'translate' ock 'synthesis' ude files design ning libraries								




Read Design





Goal Setup





Message Window

