EEL 3701C - Digital Logic & Computer Systems

Lab 4 Report

Charles Richardson 73112398

Prelab Report

Prelab Design and Implementation

- Designing the prelab involved careful reading of the lab 4 document. Problems 1 and 2 did not take much consideration, but problem 3 required a first principles thinking strategy and took up the bulk of the project. To design this problem, I drew out the state machine and created a Moore Transition Graph to get a grasp of what was necessary in the code.
- Implementing the majority of problem 1 and 2 was simple, some copy and paste of previous labs with minor additions and optimization. On the other hand, implementing problem 3 prelab took countless hours. I required help from PIs for the first time in a lab, and the best piece of advice I got was to section the logic into 3 processes.

Reflection

I learned that I need to attend office hours sooner when I run into problems. There is no point in sitting clueless when there are people available to help. These labs are individual assignments, but there is always an opportunity to get help from others. As humans, we depend on each other to survive, being a student makes no difference. I was happy about being able to figure out the third problem by myself after getting under an hour of help from PIs.

Prelab Homework

Problem 1:

1. An SR latch is sufficient to creating a functioning alarm. First, we consider S the door (0 closed, 1 open), R the reset (0 standby, 1 set Q = 0) and Q the alarm (0 standby, 1 active). Under this logic, once S = 1, the signal of Q is fixed at 1 unless R = 1. This means that the alarm cannot be shut off - once the door has been opened - unless the R signal is triggered.

This is the code for the SR latch, comments are made to better understand what is happening.

Problem 2:

```
--Lab4 Prob 2
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee. math_real.round;
use IEEE.std_logic_unsigned.all;
entity L4_BCD is port(
        tick : in std_logic;
minute, hour : out std_logic_vector(7 downto 0)
                                                                                                                 --Clock Pin
                                                                                                               --LCD Displays
end L4_BCD;
architecture mux of L4_BCD is
      signal count : std_logic_vector(31 downto 0) := (others => '0'); --tick counter
signal min : std_logic_vector(4 downto 0) := (others => '0'); --minute counter
signal hr : std_logic_vector(2 downto 0) := (others => '0'); --hour counter
        process(tick) is
begin
if rising_edge
                 rising_edge(tick) then
if (unsigned(count) = to_unsigned(2E6, 32)) then
if (min = "1001") then --If the minute BCD is equal to nine
min <= (others => '0'); -- Set it equal to zero
if (hr = "101") then -- Then check if the hour hand is equal to 5
hr <= (others => '0'); --If it is set that to zero as well
                                                                                      --If not, increment by 1
                                     hr \ll hr + 1;
                               end if;
                         min <= min + 1;
end if;
                                                                                        -- Minute hand isnt 9, increment by 1
                         count <= (others => '0');
                                                                                        --Reset tick
                        count <= count + 1;</pre>
                                                                                        -- Increment tick
            end if;
end if;
        end process;
                              "11111100"
"01100000"
"11011010"
"11110010"
                                                                               "0000") else
"0001") else
"0010") else
"0011") else
                                                     when (min = when (min = when (min =
        minute <=
                                                                                                                 --Assign minute pins based on min
                              "0110010"
"01100110"
"10110110"
"10111110"
"11100000"
"11111110"
"11100110";
                                                                (min = "0011") else

(min = "0100") else

(min = "0101") else

(min = "0110") else

(min = "0111") else

(min = "1000") else
                                                      when (min =
                                                      when
                                                      when (min =
                                                      when
                               "11111100" when (count_3 = "000") else --Assign hour pins based on hr "01100000" when (count_3 = "001") else "11011010" when (count_3 = "010") else "11110010" when (count_3 = "011") else "01100110" when (count_3 = "100") else
        hour
                                "10110110";
```

end mux;

This is the full file of code for the Muxian clock. In short, every time the tick input increments to 4e6 (a 4MHz clock), one second has gone by. Each time this occurs, the counter values of the hour and minute displays increment or reset. The hour signal resets to 0 when it passes 5, and the minute signal resets to 0 when it passes 9. Outside of this logic, the counters are mapped into bit values for the BCD on the FPGA board.

Problem 3

```
--Lab4 Problem 3 (Library imports above^^^)
        entity FSM is port (
    tick,snooze_btn: in std_logic;
    hr, min : out std_logic_vector(7 downto 0));
end FSM;
--Clock and user control pin
--LCD Displays
         architecture state of FSM is
              gin
process(tick) is begin
if rising_edge(tick) then
if (unsigned(count) = to_unsigned(2E6, 32)) then
clk <= not clk;
count <= (others => '0');
else
count <= count + 1;
end if;
and if;
                                                                                                                      --go from 2Mhz to 1 second
                    end if;
end process;
                   count_m <= count_m + 1;
end if;
end if;
                    end process;
                    process (clk, snooze_btn) is begin
  if(rising_edge(clk)) then
  case cur_state is
   when I =>
      alarm_h <= "001"; alarm_m <= "1001";
      cur_state <= ST;
   when ST_T</pre>
                                                                                                                                 --Init state,
--Set alarm hour and minute
--Set state to State_Time
                                   -Set state to alarm
                                                                                                                                  --Update minute and hour signals
                                                                                                                          --Alarm state
--Display final bit (period) to set alarm
                                                                                                                                  --Checking reset condition
                               end case:
                          end
                                                                                                                                  --end of clock
1.
                        -update display min <= "1111" else "1111" else "1111" else "111110011" when (sig_m = "1111") else "111111001" when (sig_m = "0000") else "01100000" when (sig_m = "0000") else "11110010" when (sig_m = "0010") else "11110010" when (sig_m = "0010") else "01100110" when (sig_m = "0100") else "10111110" when (sig_m = "0100") else "111100000" when (sig_m = "0110") else "111111100000" when (sig_m = "0110") else "111111110" when (sig_m = "1000") else "11100110" when (sig_m = "1000") else
                                                                                                                   --Hard coded alaarm indicator with a dot displayed (min(0))
                                     "11111100" when (sig_h = "000") else
"01100000" when (sig_h = "001") else
"11011010" when (sig_h = "010") else
"11110101" when (sig_h = "011") else
"01100110" when (sig_h = "110") else
```

This is the full file for the Muxian alarm. The clock feature works identical to the Muxian clock, however, it has been segmented into 2 processes for better readability and functionality. The third process takes care of switching between the states of the machine and handling the functionality of the inputs. At the end of the file, the displays are mapped identical to the clock in problem 2, with the exception of an additional when else loop in the min output to indicate the alarm has been triggered.

Postlab Report

Problem Statement:

This lab was meant to give students an idea of how to work with finite state machines (FSM) and get more comfortable with coding circuits that are practical in real life, such as a memory block and an alarm clock. Using very simple inputs, the lab was able to accomplish plenty of "real life" applications of digital logic, and shine a light on the attainable potential of the software that is used for the class.

Design:

The most important design decisions that was made was to first get the program working, then simplify it. I made a handful of extra layers to make sure that the code was operating as expected before I abstracted the system to work without guard rails. Doing this took a large chunk of time, but it gave me more confidence in the work I was doing. In the end, adding extra helper layers got me to understand it better, and ultimately explain the functionality in the demonstration video better. (Code and comments can be found in prelab section)

Implementation:

Implementing problems 1 and 2 were relatively straightforward, as mentioned in the prelab report. Problem 3 is what took most of my time, approximately 5 hours to be specific. The complexity of the problem overwhelmed me at first, but after attending office hours and clarifying my understanding of the system, the project worked much better. In the end, about 2 hours of my time were wasted by forgetting a simple rising_edge() function. I will certainly not be making that mistake again.

Testing:


I tested this lab by first using a VWF (Waveform) simulation. Once I tuned the system on the waveform (following the prelab sections) I created a simple DIP switch on the breadboard and programmed a SOF file to my FPGA to see it work off my computer screen and get a demonstration video. The only impediment I ran into during testing was with the SR latch, this was required to be demonstrated through the VWF simulation (as per PIs orders)

Conclusions:

I learned a lot this lab. First, I learned that the prelabs are meant to be SUBMITTED before the lab, not just finished... sorry Daniel. Second, I learned that getting help from office hours helps more than I thought it would. Third, I learned that the people who make this class sound so hard are just trying to make themselves feel better by getting affirmation in groupchats, so Ill be steering clear of those for the most part. Finally, I learned how to make an alarm clock, super cool!

Appendix

Problem 1 Implementation



Problem 2 Implementation

1. Attached as video

Problem 3 Implementation

1. Attached as video