EEL 3701C - Digital Logic & Computer System

LAB 4

Goal:

By the end of this lab, you should be able to: -

- o Design and implement an SR latch.
- Design an FSM circuit.
- o Design an alarm system for a custom clock.

Problem 1: Design and Implementation of an alarm circuit using SR latch on FPGA

An SR latch is an asynchronous circuit that works independently of a clock/control signal and relies only on the state of the S and R inputs. SR latch can be created by two NOR gates that have a cross-feedback loop. The value (current state) store in the latch is readable from the output (Q).




Figure 1 SR Latch

In this problem, we want to develop an alarm system for your home. The system consists of two switches, one of which is connected to the door and the other connected to the control panel. After arming the alarm, if the door is opened, the buzzer will turn on. Once the alarm is off, closing the door will not stop the buzz. Only with the reset on the panel can the alarm be stopped.

Pre-Lab Homework (7 pts)

- 1. Explain why the SR-latch is enough to make your alarm work (Consider connecting the R and S with two switches and connect the output Q with the Buzzer/LED on the extension board). (3 pts)
- 2. Implement the design in **VHDL CODE: Problem 1** by instantiating a latch and building the logic around. Compile and make sure that the written code is error free. (**4 pts**)

In-Lab Implementation (5 pts)

1. Synthesize your circuit, download and test your design in the FPGA for different inputs and outputs. Make sure that the logic of the alarm is working.

VHDL CODE: Problem 1

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
entity SR_latch is

Port (S: in STD_LOGIC;
R: in STD_LOGIC;
Q: inout STD_LOGIC);
end SR_latch;

architecture Behavioral of SR_latch is
signal notQ: STD_LOGIC;
begin
Q <= R nor notQ;
notQ <= S nor Q;

end Behavioral;
```

Figure 2 VHDL code for problem 1

Problem 2 – Alien Part 1 – What happens after 9?

The citizens of Planet Mux don't know what time is. Somehow, this spacefaring civilization has managed to colonize half of the Milky Way without any sort of clock or watch (do sundials even work in space??). The Government of Mux has contracted you to invent their very first clock, because Lord Mux missed his favorite TV show *To Bit or Not to Bit* after realizing he didn't know what the current time was.

There are 10 Muxian minutes in a Muxian hour and 6 hours in a Muxian day. The earliest possible time in Muxian is 0:0. The latest possible time is 5:9.




Figure 3 - Black box diagram for the TimeCounter. The inner section shows the structure of the BCD input and output.

The first step to making the clock is counting in this alien time system. We must make another clock divider circuit from the last lab to a 1 Hz clock (1-sec). Then we will use a process and a combination of if /else to generate the muxian clock. Check if the current minute is less than 9. If less than 9, set the next minute equal to the current minute plus 1, and the next hour equal the current hour. Else, set the minute back to 0. In this same **else** statement, there should be another **if** much like the previous one, but this time for the hours instead!

Increase the muxian clock minute with every one-second clock tick and display it on the seven-segment display. Take the help of previous lab 3 to implement the seven-segment LCD part. There is two seven segment display in the MXDB board. Use the left one for the muxian hour and the right one for the muxian minute.

Pre-Lab Homework (7 pts)

1. Implement the design in **VHDL CODE: Problem 2** by instantiating a 1 hz clock and building the logic for 7 segment displays. Complete the code for muxian clock. Compile and make sure that the written code is error free. (**7 pts**)

In-Lab Implementation (5 pts)

Synthesize your circuit, download, and test your design in the MXDB Board.

For your deliverable, record a video of the implementation that muxian clock is working and its repeating its order after the last possible time 5:9.

Problem 3 – Alien Alarm Clock - The Finite State Machine

Your successful invention of the very first Muxian clock has caught the eye of Dr. Latch, the most premiere engineering professor at the University of Flipflop. She sees great potential in the product and thinks that you can take it further by allowing Muxians to set a very bright reminder of the current time (Muxians are deaf, after all).

After a human translator interpreted Dr. Latch's rather convoluted instructions, the following directions appeared on your desk:

Make a state machine with four states: **INIT, STATE_TIME**, **ALARM**, **SNOOZE**. The state machine has 1 input: **snooze_btn**. (And an *implied* **CLK**)

INIT:

- Set the alarm hour and min.
- Move to STATE_TIME state

STATE TIME (default state):

• Move to **ALARM** state if muxian hour and min are equal to alarm hour and min.

ALARM:

- Display the alarm in the seven segment LCD.
- Move to SNOOZE state.

SNOOZE:

• Return to **STATE_TIME** state if snooze_btn is HIGH. Else, continue to display the alarm beep.




Figure 4 - FSM state machine for the alien clock

Create a new VHDL file **FSM.vhd**. Set up the necessary inputs and outputs. Then, we will define an **enum** type. This will allow us to make a **signal** of said type to store the current state of the FSM!

For example, in the picture below we make a type called **StateType** and give it 4 possibilities. You should give these <u>meaningful names as stated above in the state list (INIT, STATE_TIME, ALARM, SNOOZE)</u>, but beware, "time" is a reserved keyword in VHDL! Worse yet, using "time" will NOT THROW ERRORS, but your circuit will NOT WORK! **Do not use "time" as a variable name or state name, ever!**

```
type StateType is (S_State1, S_State2, S_State3, S_State4);
signal cur_state : StateType := S_State1; -- S_State1 is the default state
```

Figure 5 An example of defining states

Next, you will want to make a **process** with **CLK**, **RESET** in its sensitivity list.

As always, first check to see if the reset input is true. If it is, set the current state back to the default. If the reset is not true, check to see if **CLK** is on a rising edge. This is the standard process when dealing with clocks and resets and will not be mentioned again going forward.

Now, we will use a **case-when** statement to determine the next state (note: these can only be used inside processes!). Using the example from above, that would look like:

```
case (cur_state) is
  when S_State1 => -- Use a => to signify a case
    if (X and Y) then
        cur_state <= S_State2
    elsif (Z = '1') then
        cur_state <= S_State3
    elsif (W = '0') then
        cur_state <= S_State4
    end if;
    when S_State2 =>
        -- Calculate next state for state 2
    when S_State3 =>
        -- Calculate next state for state 3
    when others => -- S_State4 has no synchronous rules, so put it in the default case with nothing in it
```

Figure 6 An example of using the state machine

Notice how S_State4 is never defined. Thus, it will be activated in the **others** (aka default) case. Instead, it has an **asynchronous** rule to get to a different state. Remember, since this case-when statement is inside the CLK if-statement, then anything inside it is **synchronous**! To make it asynchronous, we must check the asynchronous input in between the reset check and the clock check. Add another **elsif** to do this, like so.

```
if (reset = '1') then
    cur_state <= S_State1;
elsif (cur_state = S_State4 and ...) then
    -- Set cur_state to desired value
elsif (rising_edge(CLK)) then</pre>
```

Figure 7 Clock Enabled synchronous states.

Make sure to tie the snooze_btn to the ground while implementing the alarm states, as leaving this PIN ungrounded will force you to drive it in the floating state.

To implement the alarm beep, you can choose any text you want. It is better to use the dot letter (.) in the seven-segment display as the other numbers (0 - 9) will be used for the muxian clock.

Pre-Lab Homework (7 pts)

1. Implement the design in **VHDL CODE: Problem 3** by instantiating the FSM state for the clock. Complete the code for the alarm clock and make sure the alarm is ringed on time. Compile and make sure that the written code is error-free. (7 pts)

In-Lab Implementation (5 pts)

Synthesize your circuit, download, and test your design in the MXDB Board. Include the part that shows that alarm is set off when **snooze_btn** is HIGH and muxian time is shown again in the display.

For your deliverable, record a video of the implementation that alarm is working perfectly.