CSO 2130 TOY Proccessor

Daniel G. Graham PhD



ENGINEERING




- 1. A full overview of Toy ISA
- Build a machine (Toy
 Processor) that can execute
 our Toy ISA
- 3. Discuss the fetch, decode, execute, memory, and writeback stages
- 4. Discuss the steps need to synthesize or toy processor

	icode	b	meaning	
•	0		rA = rB	FULL ISA
	1		rA += rB	I OLL 13/ (
	2		rA &= rB	
	3		rA = read from memory at address rB	Let look a
	4		write rA to memory at address rB	of these
•	5	0	rA = ~rA	instructio
		1	rA = -rA	IIIStiuctio
		2	rA = !rA	
		3	rA = pc	
•	6	0	rA = read from memory at pc + 1	
		1	rA += read from memory at pc + 1	
		2	rA &= read from memory at pc + 1	
		3	\mathbf{rA} = read from memory at the address stored at \mathbf{pc} + 3	1
			For icode 6, increase pc by 2 at end of instruction	
•	7		Compare rA as 8-bit 2's-complement to 0	
			if rA <= 0 set pc = rB	
			else increment pc as normal	University Virginia Ei

Let look at each of these instructions



1 BYTE AND 2 BYTE INSTRUCTIONS




We'll add a mux that will select passing one to adder or two.

The mux will be controlled with a control line C_0 . But what component provides the control signal? Answer the Controller


HARDWIRED CONTROL UNIT

icode	b	C ₀	••••	C _n
6	X	1		



icode	b	meaning
0		rA = rB
1		rA += rB
2		rA &= rB






icode	b	meaning
0		rA = rB
1		rA += rB
2		rA &= rB
3		rA = read from memory at address rB
4		write rA to memory at address rB
5	0	rA = ~rA
	1	rA = -rA
	2	rA = !rA
	3	rA = pc
6	0	rA = read from memory at pc + 1
	1	rA += read from memory at pc + 1
	2	${ m rA}$ &= read from memory at ${ m pc}$ + ${ m 1}$
	3	<pre>rA = read from memory at the address stored at pc + 1</pre>
		For icode 6, increase pc by 2 at end of instruction
7		Compare rA as 8-bit 2's-complement to 0
		if rA <= 0 set pc = rB
		else increment pc as normal



rA = read from memory at address rB
write rA to memory at address rB


Looks like we have a conflict. Thoughts on how we could fix this?



3


rA = read from memory at address rB
write rA to memory at address rB

Let's execute some sample instructions



1	rA += rB
2	rA &= rB
3	rA = read from memory at address rB
4	write rA to memory at address rB

Let's execute some sample instructions




	icode	b	meaning
_	0		rA = rB
	1		rA += rB
	2		rA &= rB
	3		rA = read from memory at address rB
	4		write rA to memory at address rB
	5	0	rA = ~rA
		1	rA = -rA
		2	rA = !rA
		3	rA = pc
_	6	0	rA = read from memory at pc + 1
		1	rA += read from memory at pc + 1
		2	rA &= read from memory at pc + 1
		3	rA = read from memory at the address stored at pc + 1
			For icode 6, increase pc by 2 at end of instruction
-	7		Compare rA as 8-bit 2's-complement to 0
			if rA <= 0 set pc = rB
			else increment pc as normal




Γ	5	0	rA = ~rA
ı		1	rA = -rA rA = !rA
L		2	rA = !rA
		3	rA = pc

Draw out the flow here




5 0	rA = ~rA	
1	rA = -rA	
 2	rA = !rA	_
3	rA = pc	

How can we update RA with the PC value?




$5 0 rA = \sim rA$
1 rA = -rA
2 rA = !rA
3 rA = pc

How can we update RA with the PC value?



5	0	rA = ~rA
	1	rA = ~rA rA = -rA rA = !rA
	2	rA = !rA
	3	rA = pc


Changed it to just be the label



6 0 rA = read from memory at pc + 1
1 rA += read from memory at pc + 1
2 rA &= read from memory at pc + 1
3 rA = read from memory at the address stored at pc + 1


The immediate

immediate



6	0	rA = read from memory at pc + 1
		rA += read from memory at pc + 1
	2	rA &= read from memory at pc + 1
	3	rA = read from memory at the address stored at $pc + 1$


How could we implement this instruction




4				
	6	0	rA = read from memory at pc + 1	V
		1	rA += read from memory at pc + 1	a
		2	rA &= read from memory at pc + 1	
		3	$\mathbf{r}\mathbf{A}$ = read from memory at the address stored at $\mathbf{p}\mathbf{c}$ -	+ 1

Walk through the flow of an example instruction


R icode RA RB



6	0	rA = read from memory at pc + 1	
	1	rA += read from memory at pc + 1	What about this instruction?
	2	rA &= read from memory at pc + 1	
	3	rA = read from memory at the address stored at pc	+ 1




6 0)	rA = read from memory at pc + 1	
1	L	rA += read from memory at pc + 1	Again we just need a mux
2	2	rA &= read from memory at pc + 1	
3	3	$\mathbf{r}\mathbf{A}$ = read from memory at the address stored at $\mathbf{p}\mathbf{c}$	+ 1




		.	
6	0	rA = read from memory at pc + 1	
	1	rA += read from memory at pc + 1	Wha
	2	rA &= read from memory at pc + 1	
	3	$\mathbf{r}\mathbf{A}$ = read from memory at the address stored at $\mathbf{p}\mathbf{c}$	+ 1

What about these instructions




6	0	rA = read from memory at pc + 1
	1	rA += read from memory at pc + 1
	2	rA &= read from memory at pc + 1
	3	rA = read from memory at the address stored at $pc + 1$

Just need a mux




7	Compare rA as 8-bit 2's-complement to 0
	if rA <= 0 set pc = rB
	else increment pc as normal

How do we implement this one?
Talk to your neighbor



7 Compare rA as 8-bit 2's-complement to 0
if rA <= 0 set pc = rB
else increment pc as normal


Notice the sign flag output by ALU




7 Compare **rA** as 8-bit 2's-complement to **0**if **rA** <= **0** set **pc** = **rB**else increment **pc** as normal

Let's do a sample instruction


R icode RA RB



OUR SINGLE CYCLE TOY PROCESSOR




OUR SINGLE CYCLE TOY PROCESSOR



Write back stages

WHAT ABOUT DETAILS OF THE MAIN MEMORY

- 1. How is it implemented?
- 2. How does it work underhood?
- 3. Don't worry we'll answer this in CSO 2.
 - It is actually a complex hierarchy including a controller, caches, and Hardware support for virtual memory like TLBS (translation lookaside buffers)
 - It doesn't always return a value in a single cycle so the controller might have to insert nops in the pipeline etc.



WHAT ABOUT FUNCTIONS


Α

F(x,a)

В


F(x,a)

(




Jump back to the main code

WHAT ABOUT FUNCTIONS



But the next time we call the function. It needs to return to a different location




DEFINING A NEW INSTRUCTION

Let's create a new instruction that will both save the location to return and jump to the beginning of the function. We'll name this our **call** instruction

Save
$$pc+2$$
, set $pc = M[pc+1]$

Let's also create an instruction that sets the PC back to the saved. We'll name this our return instruction or ret for short

pc = Saved Value



WHAT ABOUT FUNCTIONS

F(x,a) F(x,a)

What about recursive functions? Functions that call themselves

WHAT ABOUT FUNCTIONS


F(x,a)

F(x,a)

F(x,a)

What about recursive functions? Functions that call themselves

Now we need to keep track of both the location return to (multiple function calls and the register state of function before the call)



THE STACK

We are going to a region of memory that will hold the stack of function states and their associated return addresses.

0xFF	F(x,a)
	Return address 1
0xFE	F(x1,a1)
	Return address 2
0xFD	F(x3,a3)
	Return address 1
0xFC	

By convention keep adding new things to the stack by growing it to lower addresses

THE STACK

0xFC

RSP 0xFC

We also define a new register that holds the location of the TOP of the stack in memory. We'll name this register RSP

OxFF

OxFE

OxFE

OxFD

F(x,a)

Return address 1

F(x1,a1)

Return address 2

F(x3,a3)

Return address 1

RSP 0xFC

We'll also create two instructions that will add and

The push instruction will decrement the RSP and to the top of the stack

Example push(0x04)

remove values from the stack.

0xFF

OxFE

0xFD

0xFC

F(x,a)
Return address 1
F(x1,a1)
Return address 2
F(x3,a3)
Return address 1

RSP OxFB

We'll also create two instructions that will add and remove values from the stack.

The push instruction will decrement the RSP and to the top of the stack

Example push(0x04)

0xFF

OxFE

0xFD

0xFC

0xFB

F(x,a)
Return address 1
F(x1,a1)
Return address 2
F(x3,a3)
Return address 1

0x04

RSP OxFB

We'll also create two instructions that will add and remove values from the stack.

While the **pop** instruction increments RSP and returns the value at the top of the stack

Example x = pop()

0xFF

OxFE

0xFD

0xFC

0xFB

F(x,a)
Return address 1
F(x1,a1)
Return address 2
F(x3,a3)
Return address 1

0x04

RSP OxFC

0xFE

0xFF

F(x,a)
Return address 1

UXFE

F(x1,a1)
Return address 2

We'll also create two instructions that will add and remove values from the stack.

0xFD

F(x3,a3)

While the **pop** instruction increments RSP and returns the value at the top of the stack

0xFC

Return address 1

Example x = pop() returns 0x04

WHAT ABOUT THE FUNCTION PARAMETERS

We need to define a calling convention. The rules that we'll follow when we call a function.

- 1. For our simple processor functions are limited to 2 parameters.
- 2. The first parameter will be stored in R2
- 3. The second parameter will be stored in R3
- The return value of the function will be stored in R0
- 5. If the function uses any other registers save them before modifying them and restore them before returning.

input = 0xFF
shiftAmount = 0x02
output = left_shift(input, shiftArmount)



R3 = 0x02 call left_shift

R2 = 0xFF

R0 //Contains result

THOUGHT EXPERIMENTS

Could you implement the left_shift function using our toy ISA?

output = left_shift(input, shiftArmount)


Hint: Left shifts by 1 is equivalent to multiplying the number by 2.

ISA EXTENDED BY SETTING R BIT TO 1

icode	b	operation
0		
	0	Decrement rsp and push the contents of rA to the stack
	1	Pop the top value from the stack into rA and increment rsp
	2	Push pc+2 onto the stack, set pc = M[pc+1]
	3	pc = pop the top value from the stack If b is not 2, update the pc as normal.




COULD YOU ADD PUSH, POP, CALL AND RET?



Write back stages

THE MAP (THE MACHINE)



https://github.com/MKrekker/SINGLE-CYCLE-RISC-V



THE STACK

The Stack is a region of memory



OUR JOURNEY SO FAR



THE MAP (THE CODE)

```
#include <stdio.h>
int main() {
    printf("Hello, World!");
    return 0;
}
```


We will not cover this conversion in detail. CS 4620 - Compilers is a class dedicated to building and understanding the program designed to do this conversion.

```
0000000000001149 <main>:
    1149: f3 0f 1e fa
                                endbr64
    114d: 55
                                push
                                       %rbp
    114e: 48 89 e5
                                       %rsp,%rbp
                                mov
    1151: 48 8d 05 ac 0e 00 00
       0xeac(%rip),%rax
                                # 2004
lea
< IO stdin used+0x4>
    1158: 48 89 c7
                                       %rax,%rdi
                                mov
    115b: e8 f0 fe ff ff
                                call
                                       1050 <puts@plt>
    1160: b8 00 00 00 00
                                       $0x0,%eax
                                mov
    1165: 5d
                                       %rbp
                                pop
    1166: c3
                                ret
```


We'll focus on understanding the output of the program and how this output gets executed on a machine



RISC-V MACHINE



RISC-V MACHINE



THE ISA ALSO INCLUDES FLOATING LAYOUT SUPPORTED AND REGISTER AND THEIR DESCRIPTION

https://www.elsevier.com/__data/assets/pdf_file/0011/ 297533/RISC-V-Reference-Data.pdf

Let's look at the section that describes floating point And instruction encodings. Focus many on the second page

