CSO 2130 Instruction Set Architecture

Daniel G. Graham PhD



ENGINEERING


REVIEW



SUBSET OF OUR TOY ISA

icode	b	Behavior
0		rA=rB
1		rA+=rB
2		rA&=rB
6	0	rA=read from memory at pc + 1 Also written as rA = M[pc+1]

7	6	5	4	3	2	1	0	
R	i	cod	e	,	a		b	1







- 1. Full overview of Toy ISA
- Some memory Operations with the Toy ISA
- 3. Loops and Conditionals with Toy ISA
- Writing and simulating more complex programs with Toy ISA

icode	b	meaning	
0		rA = rB	FULL ISA
1		rA += rB	I OLL 15/1
2		rA &= rB	
3		rA = read from memory at address rB	We'll give
4		write rA to memory at address rB	full descr
5	0	rA = ~rA	of ISA at
	1	rA = -rA	
	2	rA = !rA	begin of
	3	rA = pc	exam. In
6	0	rA = read from memory at pc + 1	— a picture
	1	rA += read from memory at pc + 1	we will g
	2	\mathbf{rA} &= read from memory at \mathbf{pc} + 1	
	3	\mathbf{rA} = read from memory at the address stored at \mathbf{pc} + 3	1
		For icode 6, increase pc by 2 at end of instruction	
7		Compare rA as 8-bit 2's-complement to 0	
		if rA <= 0 set pc = rB	
		else increment pc as normal	UNIVERSITY EN

We'll give the full description of ISA at the begin of every exam. In fact this a picture of what we will give you.



	icode	b	meaning	
	0		rA = rB	FULL ISA
	1		rA += rB	I OLL 15/1
	2		rA &= rB	
	3		rA = read from memory at address rB	More op
	4		write rA to memory at address rB	with imm
_	5	0	rA = ~rA	— Wich iiiiii
		1	rA = -rA	
		2	rA = !rA	
		3	rA = pc	
	6	0	rA = read from memory at pc + 1	
		1	rA += read from memory at pc + 1	
		2	rA &= read from memory at pc + 1	
		3	rA = read from memory at the address stored at pc + 1	
			For icode 6, increase pc by 2 at end of instruction	
	7		Compare rA as 8-bit 2's-complement to 0	
			if rA <= 0 set pc = rB	I Is you can be a second
			else increment pc as normal	VIRGINIA

More operations with immediates



MEMORY OPERATIONS

icode	b	mea	ining														
0		rA	= rB											-			
1		rA	+= r	В													
2		rA	8= r	В													
3		rA:	A = read from memory at address rB These instructions are a little														
4		writ	e rA t	o r	memory	at add	ress r B		-		tricl	<y. s<="" td=""><td>50, l</td><td>et's</td><td>spe</td><td>end some</td><td></td></y.>	50, l	et's	spe	end some	
											time	e or	the	em.			
7 6	5 5	4	3	2	1 0			7	6	5	4	3	2	1	0	_	
R	ico	de	a		b					in	nme	dia	te				

READ FROM MEMORY ADDRESS STORED IN RB

Registers


RO X


R1 X

R2 X

R3 X

PC 00





For icode 6, increase **pc** by 2 at end of instruction

RO X

R1 X

R2 X

R3 X

PC 00

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00	64	23	31													
10																
20				FF												
30																

6 0 rA = read from memory at pc + 1

7 6 5 4 3 2 1 0 R icode a b 7 6 5 4 3 2 1 0 immediate

RO X

R1 X

R2 X

R3 X

PC 00

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00	64	23	31													
10																
20				FF												
30																

6 0 rA = read from memory at pc + 1

 7
 6
 5
 4
 3
 2
 1
 0

 0
 1
 1
 0
 0

7 6 5 4 3 2 1 0






R1 23

R2 X

R3 X

PC 02



PC Updates to 2 so what instruction will we execute next?





- 1. Full overview of Toy ISA
- Some memory Operations with the Toy ISA
- 3. Loops and Conditionals with Toy ISA
- Writing and simulating more complex programs with Toy ISA

RO X

R1 23

R2 X

R3 X

PC 02

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00	64	23	31													
10																
20				FF												
30																

icode b	meaning
0	rA = rB
1	rA += rB
2	rA δ= rB
3	rA = read from memory at address rB
4	write rA to memory at address rB

RO X

R1 23

R2 X

R3 X

PC 02

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00	64	23	31													
10																
20				FF												
30																

3 $\mathbf{r}\mathbf{A}$ = read from memory at address $\mathbf{r}\mathbf{B}$

7 6 5 4 3 2 1 0 R icode a b 7 6 5 4 3 2 1 0 immediate

RO X

R1 23

R2 X

R3 X

PC 02

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
00	64	23	31													
10																
20				FF												
30																


rA = read from memory at address rB

 7
 6
 5
 4
 3
 2
 1
 0

 0
 0
 1
 0
 0
 0



3 rA = read from memory at address rB



RB is R1 and it stores 0x23. So, we go location 23 in memory and retrieve the value 0xFF.

STOP. And talk to you neighbor



icode	b	meaning
0		rA = rB
1		rA += rB
2		rA &= rB
3		rA = read from memory at address rB
4		write rA to memory at address rB
5	0	rA = ~rA
	1	rA = -rA
	2	rA = !rA
	3	rA = pc
6	0	rA = read from memory at pc + 1
	1	rA += read from memory at pc + 1
	2	rA &= read from memory at pc + 1
	3	rA = read from memory at the address stored at $pc + 1$
		For icode 6, increase pc by 2 at end of instruction
7		Compare rA as 8-bit 2's-complement to 0
		if rA <= 0 set pc = rB
		else increment pc as normal

Let's look at this instruction now?

READ FROM MEMORY ADDRESS STORED IN RB

Registers


RO X

R1 X

R2 X

R3 X

PC 00



R0	Χ
----	---

R1 X

R2 X

R3 X

PC 00

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00	63	37														
10																
20				FF												
30								ВВ								

6	0	rA = read from memory at pc + 1
	1	rA += read from memory at pc + 1
	2	rA &= read from memory at pc + 1
	3	rA = read from memory at the address stored at pc + 1
		For icode 6, increase pc by 2 at end of instruction


RO X

R1 X

R2 X

R3 X

PC 00



rA = read from memory at the address stored at pc + 1
For icode 6, increase pc by 2 at end of instruction

7 6 5 4 3 2 1 0 R icode a b 7 6 5 4 3 2 1 0 immediate

RO BB


R1 X

R2 X

R3 X

PC 00

22



3 **rA** = read from memory at the address stored at **pc** + **1**For icode 6, increase **pc** by 2 at end of instruction

7 6 5 4 3 2 1 0 0 110 0 11 7 6 5 4 3 2 1 0

MEMORY WRITES WORK IN A SIMILAR WAY



REGISTER SPILLING

Because we have a limited number of registers, we can't store all variables in registers, so we must store some in memory and read them into a register when we need them. Here is the strategy

- Read the register value to a predetermined location in memory.
- Use the register
- Write the register value back to memory, so that it can be used to store something else

Architecture	8 bit	32 bit	64 bit
ARM	X	15	31
Intel x86	X	8	16
Toy ISA	4	X	X

REGISTER SPILLING

$$R0 = M[0x31]$$

 $R0 += 2$
 $R1 = M[0x31]$
 $M[R1] = R0$

After this point R0 can be used for something else

REGISTER SPILLING

$$R0 = M[0x31]$$

 $R0 += 2$
 $R1 = M[0x31]$
 $M[R1] = R0$

icode	b	meaning
0		rA = rB
1		rA += rB
2		rA &= rB
3		rA = read from memory at address rB
4		write rA to memory at address rB

$$M[RB] = RA$$

$$R0 = M[0x31]$$
 0x63 0x31

$$R0 += 2$$
 0x61 0x02

$$R1 = M[0x31]$$
 0x64 0x31

$$M[R1] = R0 0x41$$

			0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
R0	X	00	63	31	61	02	64	31	41									
R1	Х																	
		10																
R2	Х	20																
R3	X	30		02														


PC 00

$$R0 = M[0x31]$$
 0x63 0x31

$$R0 += 2$$
 0x61 0x02

$$R1 = M[0x31]$$
 0x64 0x31

$$M[R1] = R0 0x41$$



PC 00

$$R0 = M[0x31]$$
 0x63 0x31

$$R0 += 2$$
 0x61 0x02

$$R1 = M[0x31]$$
 0x64 0x31

$$M[R1] = R0 0x41$$

			0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
RO C	<mark>04</mark>	00	63	31	61	02	64	31	41									
R1	X																	
R2	х	10																
112		20																
R3	X	30		02														

PC 02

$$R0 = M[0x31]$$
 0x63 0x31

$$R0 += 2$$
 0x61 0x02

$$R1 = M[0x31] \qquad 0x64 0x31$$

$$M[R1] = R0 0x41$$

R0 04

R1 31

R2 X

R3 X

PC 04

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00	63	31	61	02	64	31	41									
10																
20																
30		02														

$$R0 = M[0x31]$$
 0x63 0x31

$$R0 += 2$$
 0x61 0x02

$$R1 = M[0x31]$$
 0x64 0x31

$$M[R1] = R0 0x41$$

R0

R1

R2

R3

04

31

06

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00	63	31	61	02	64	31	41									
10																
20																
30		04														

CONDITIONAL IF ELSE

$$x = M[0x0F]$$

If $x > 0$:

 $x += 1$

Else:

 $x &= 7$

Memory Map IO (Input/output)

Let's implement this program using our instructions

		1	
icode	b	meaning	
0		rA = rB	
1		rA += rB	
2		rA &= rB	
3		$\mathbf{r}\mathbf{A}$ = read from memory at address $\mathbf{r}\mathbf{B}$	
4		write rA to memory at address rB	
5	0	rA = ~rA	
	1	rA = -rA	
	2	rA = !rA	
	3	rA = pc	
6	0	rA = read from memory at pc + 1	
	1	rA += read from memory at pc + 1	
	2	rA &= read from memory at pc + 1	
	3	rA = read from memory at the address stored a	t pc + 1
		For icode 6. increase pc by 2 at end of instruction	on
7		Compare rA as 8-bit 2's-complement to 0	
		if rA <= 0 set pc = rB	
		else increment pc as normal	





LET'S ALLOCATE REGISTERS AND PICK INSTRUCTIONS

LET'S CALCULATE WHERE TO JUMP TO

Memory Address

0x00

R0 =	M[0x20]
------	---------

$$0x02$$
 R1 =

$$0x04$$
 If R0 <= 0 set PC= R1

$$0x05$$
 R0 += 1

$$0x07$$
 R0 &= 2

Size of Instruction

2 Bytes

2 Bytes

1 Byte

2 Bytes

2 Bytes

So what address do we want R1 to be?

LET'S CALCULATE WHERE TO JUMP TO

Memory Address

0x07

So what address do we want R1 to be?

R0 &= 2

Size of Instruction

- 2 Bytes
- 2 Bytes
- 1 Byte
- 2 Bytes
- 2 Bytes

LET'S CALCULATE WHERE TO JUMP TO

Memory Address

x = M[0x0F]

If x > 0:



Else:

$$x & &= 7$$



0x00

0x02

0x04

0x05

0x07

R0 = M[0x20]

R1 = 0x07

If $R0 \le 0$ set PC = R1

R0 += 1

R0 &= 2

So what address do we want R1 to be?

LOOPS



icode	b	meaning						
0		rA = rB						
1		rA += rB						
2		rA &= rB						
3		rA = read from memory at address rB						
4		write rA to memory at address rB						
5	0	rA = ~rA						
	1	rA = -rA						
	2	rA = !rA						
	3	rA = pc						
6	0	rA = read from memory at pc + 1						
	1	rA += read from memory at pc + 1						
	2	rA &= read from memory at pc + 1						
	3	rA = read from memory at the address stored at pc + 1						
		For icode 6, increase pc by 2 at end of instruction						
7	Compare rA as 8-bit 2's-complement to 0							
		if rA <= 0 set pc = rB						
		else increment pc as normal						



First, rewrite as a do-while loop. (This due to limitation in Toy ISA) reasons will be clear

later.

```
x = 2

for (i = 0; i < 5; i++) {

x+=1

}
```

```
x = 2
i = 0
do{
    x+=1
    i++
} while (i<5)</pre>
```

```
x = 2
i = 0
do{
    x+=1
    i++
} while (i<5)</pre>
```

$$R0 = 2$$

```
x = 2
i = 0
do{
    x+=1
    i++
} while(i<5)</pre>
```

$$R0 = 2$$

$$R1 = 0$$

```
x = 2
i = 0
do{
    x+=1
    i++
} while (i<5)</pre>
```

$$R0 = 2$$

$$R1 = 0$$

$$R2 = PC$$

Store the memory address of the beginning of the loop

```
x = 2
i = 0
do{
    x+=1
    i++
} while(i<5)</pre>
```

$$R0 = 2$$
 $R1 = 0$
 $R2 = PC$
 $R0 += 1$

```
x = 2
i = 0
do{
    x+=1
    i++
} while (i<5)</pre>
```

```
x = 2
i = 0
do{
    x+=1
    i++
} while(i<5)</pre>
```

```
R0 = 2

R1 = 0

R2 = PC

R0 += 1

R1 += 1

R3 = R1

R3+= -5

if R3 <=0 then PC = R2
```

But wait is that correct?

SEE IF YOU CAN ENCODE THIS AND RUN IT IN THE SIMULATOR



```
x = 2
i = 0
do{
    x+=1
    i++
}while(i<5)</pre>
```

```
R0 = 2

R1 = 0

R2 = PC

R0 += 1

R1 += 1

R3 = R1

R3+= -5

if R3 <=0 then PC = R2
```


But wait is that correct? Translating the condition can be tricky



```
x = 2
i = 0
do{
    x+=1
    i++
} while(i<5)</pre>
```

-3 , -2, -1, 0, 1 (five times)

Toy ISA Simulator



Execute one instruction

Run with 1.5

seconds between instructions

Reset

FROM TOY ISA TO RISC-V



SOME PERPECTIVE (RISC-V)

The RISC-V Instruction Set Manual Volume I: User-Level ISA

Document Version 2.2

Editors: Andrew Waterman¹, Krste Asanović^{1,2}

¹SiFive Inc.,

²CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu

May 7, 2017

Available at: https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf

31	25	24 2	0 19	15	14	12 1	11 7	6	0	
funct	7	rs2	rs1		funct	$\overline{3}$	rd	opcode		R-type
						•				
ir	rs1		funct	$\overline{3}$	rd	opcode		I-type		
						'				
imm[11]	:5]	rs2	rs1		funct	3	imm[4:0]	opcode		S-type
						•				
			rd	opcode		U-type				

R-Format: instructions using 3 register inputs

I-Format: instructions with immediates, loads

S-Format: store instruction

U-Format: instructions with upper immediates

Detailed Data Sheet: https://www.elsevier.com/ data/assets/pdf file/0011/297533/RISC-V-Reference-Data.pdf



RISC VS CISC

RISC-V ADD

https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#addi

X86 Add

https://www.felixcloutier.com/x86/add

