* Created SystemVerilog File instead of Verilog File, causing issue. Changed File Type into Verilog to correct issue.