A. 演算法架構

QR factorization 的實際計算有很多方法,本篇使用 Givens rotation 演算法來實現。其中 Givens rotation 演算法使用 CORDIC 迭代來求出近似值。輸入資料為 8x4 矩陣(A_{8x4}),透過 Givens rotation 演算法將其轉換成 4x4 的上三角矩陣(R_{4x4})。如圖一的左圖,紅色為計算後的有效數值,黑色為需要消除的數值。




圖 1、QR factorization scheme achieved of Givens rotations

CORDIC 計算分為 vectoring mode 與 rotation mode 兩種模式,每次計算由鄰近的兩筆資料進行計算。綠色框線為 vectoring mode,此步驟會計算旋轉角度 (d_i) 並將 y_i 消除掉。藍色框線為 rotation mode 模式,此步驟會向計算的旋轉角度 (d_i) 更新 x_i 與 y_i 的值。此外迭代的輸出必須乘上 K=0.607252935...。(i 為迭代次數 0)

最後可總結出下式:

$$x_{i+1} = x_i - y_i * d_i * 2^{-i}$$
 (1)

$$y_{i+1} = y_i + x_i * d_i * 2^{-i}$$
 (2)

B. 系統架構 & IO Ports




圖 2、QR factorization 與 Testbench 之系統方塊圖

表 1、輸入/輸出訊號

Signal Name	I/O	Width	Simple Description
clk	I	1	Positive edge triggered clock
reset	I	1	Active low asynchronous reset
data_inA	I	13	1st column signed number input of 8*4 matrix
data_inB	I	13	2nd column signed number input of 8*4 matrix
data_inC	I	13	3rd column signed number input of 8*4 matrix
data_inD	I	13	4th column signed number input of 8*4 matrix
last_end	I	1	High bit when last input data
data_outA	0	13	1st column signed number output of 8*4 matrix
data_outB	O	13	2nd column signed number output of 8*4 matrix
data_outC	О	13	3rd column signed number output of 8*4 matrix
data_outD	О	13	4th column signed number output of 8*4 matrix
finish_out	О	1	High bit when encoder ended
valid	О	1	When the high bit the output is valid
value	О	1	Set to high when data input is required

C. 硬體架構

將演算法 mapping 成各個 PE 如圖 3 所示,GG 為 vectoring mode,GR 為 rotation mode。本篇輸入訊號與輸出訊號是 13bit 的有號數,包含 4bit 整數、8bit 小數。資料陣列由最後一筆開始依序輸入,已鄰近的兩筆資料做運算,每次的運算結果 x_{i+1} 保留至下次運算, y_{i+1} 則是會輸出 GR 會將計算結果 y_{i+1} 傳遞給下一級,GG 會將計算的旋轉角度(d_i)向右邊傳遞給 GR。因輸出資料會因為每一列的運算 PE 數量不同導致偏移,所以增加 shift register來對齊偏移的輸出。




圖 3、Triangular systolic array design for QR factorization

本篇運算進行 12 次的迭代,每個 Cycle 進行 3 次的迭代,所以代表每個 PE 會有 3 次迭代的硬體。其 GG 與 GR 的硬體架構圖分別如圖 4 與圖 5 。此外在 GG 與 GR 的內部運算是 26bit 的有號數,包含 13bit 整數、12bit 小數。

GG(vectoring mode):




圖 4、GG 硬體架構圖

GR(rotation mode):




圖 5、GR 硬體架構圖

D. 時序

Testbench 傳送給硬體的資料時序如圖 6 所示,value 訊號在 Clock 上升緣時為 High,Testbench 會在 Clock 下降緣時依序給出資料,當輸出最後一筆資料的同時 Testbench 會將 last_end 訊號更新為 High。




圖 6、資料輸入時序圖

本篇運算進行 12 次的迭代,代表每 4 個 Cycle 可產生一次結果。輸出訊號時序圖如圖 7 所示,當輸出訊號為有效值時須在 Clock 上升緣時將 valid 訊號設置為 High,並且將資料輸出。當所有資料輸出完畢後將 finish_out 訊號設置為 High,代表系統已完成運算,Testbench 會將輸出訊號與 Answer 做比對。




圖 7、資料輸出時序圖

E. Simulation & Synthesis

Matlab

本篇所使用的 Test pattern 為下列矩陣:

Input matrix

使用 Matlab 模擬硬體的整數運算,所以須將矩陣(左邊 Input matrix)向左位移 8bit 作為小數。Matlab 的運算結果為右邊 output matrix。

	Input m	atrix			output	matrix		
լ 256	512	768	1024	₋ 1885	1953	1490	1424	
512	256	768	1024	1	-709	-127	-316	
512	768	256	1024	-1	0	-1185	-453	
512	768	1024	256	0	0	0	1201	
768	512	1024	256	0	0	0	0	
768	1024	512	256	0	0	0	0	
768	1024	256	512	0	0	0	0	
^L 1024	768	256	512 []]	L 0	0	0	0 7	

functional Simulation

使用 Modelsim 進行 functional Simulation,圖 8 為資料輸入的波形圖,圖 9 為資料輸出的波形圖,圖 10 為輸出訊號與 Answer 比對結果。因硬體運算有位元的限制,所以計算結果與 Matlab 所產生出的結果會有差異,但這是在合理範圍內的誤差。




圖 8、資料輸入之模擬波形圖

₩ •	Maga	_																														
🥠 dk	1h1																															
reset	1h1																															
data_outA		-5)(0	36	[-9	(-3	(-		147	1-7	.0	(-1	378	(-6)1	.0	(-373	(15)-6)(0	-367	(35	(-2	X-1	(-111	.54	(-2	(0	139	1125	1141	(1
data_outB data_outB		0)-1) -8	17	(1	(0	\Rightarrow	55	13	1	(0	(-105)-11)(0		(-96) -2)-1	147			χο		[-166	(-398	(-711	144) 1166	1182	(1
data_outC		0)-1	-189	18	(-1		$\Rightarrow\Rightarrow$	75	1-15	[-3	(0	(-179	-18)2		(-93	(16)2)-1	[41	(-691	(-716	(-1186	679	118	(-56	(-133	109	(890	902	(1
→ data_outD	13'd3	0)-1	122	-21	(-3	(3		-136	21	1	(0	<u>) 19</u>) -18),-4	(-1	(257	(657	719) 1201	278	(-230	(-270	(-455	(489	[-2	(-169	(-318	(104	850	862	(1
valid	17h0		┵										$\neg \sqcup$				\neg _															
out 🌎 🌎	1'h0		_																													

圖 9、資料輸出之模擬波形圖

```
-- Simulation Start --
                                        256,
                                1024,
                                1024,
                          768,
                                 512,
                                       1024.
                                               256
                                               256
index
                          512,
                                 256,
                                        768,
index
                         256,
                                        768,
index
                                          3,
pass 1 gold:
                                      -1; ans:
pass
pass 3 gold:
                                      0; ans:
pass 4 gold:
                                      -1: ans:
     5 gold:
                                    1201; ans:
                                                                      1201
pass
     6 gold:
                                    -455; ans:
                                                                      -455
pass
     7 gold:
                     -711,
                            -133,
                                    -318; ans:
pass 8 gold: 1886, 1954, 1491,
                                   1424; ans: 1886,
                                                       1954, 1491,
      -Simulation finish all pass-
cycle :
```

圖 10、輸出訊號與 Answer 比對結果

Synthesis

本篇使用 CBDK_IC_Contest_v2.1 虛擬製程進行 Synthesis, sdc 設定檔 Cycle 為 10ns(100MHz), 圖 11 所示。合成後 Clock 速度可達到 100MHz, Timing Report 如圖 12 所示。如圖 13 所示合成後 Cell Area 為 956,912, 一個 adder (全加器) Cell Area 為 44.132(如圖 14 所示),此 QR factorization 硬體等同為 21,682 個 adder (全加器)。合成後進行 pre-sim, Test pattern 皆比對正確,如圖 15 所示。

另外本篇有合成每個 Cycle 進行 12 次的迭代,合成後 Timing 及 Area 皆不理想,如圖 16 與圖 17 所示。

```
QR_top.sdc
  Open 🔻
                                                                 Save
                                                                        \equiv
                                                                                   -/DV/DV_QR/design_data
# operating conditions and boundary conditions #
set cycle 10.0
create_clock -name clk -period $cycle
                                          [get ports clk]
set_dont_touch_network
                              [all_clocks]
set fix hold
                              [all_clocks]
set_clock_uncertainty
set_clock_latency
                        0.1
                             [all_clocks]
                        0.5
                             [all clocks]
set_ideal_network
                             [get_ports clk]
#Don't touch the basic env setting as below
set_input_delay
                 0
                      -clock clk [remove_from_collection [all_inputs] [get_ports
clk]] -clock fall
set output delay 0
                       -clock clk [all_outputs] -clock_fall
                      [all outputs]
set load
set_drive
                  0.1
                        [all_inputs]
set_operating_conditions -max_library slow -max slow
set_wire_load_model -name tsmc13_wl10 -library slow
set_max_fanout 20 [all_inputs]
```

圖 11、Synthesis sdc 設定檔

```
0.10
                                                        7.88 f
U99508/Y (NOR2X8)
U79178/Y
U47050/Y (OR2X4)
                                            0.23
                                                       8.37 f
                                            0.09
                                                       8.46 r
U47125/Y
         (NAND2X4)
U73505/Y
                                                       8.64 r
         (X0R2X4)
                                            0.18
                                                               Report : area
U53210/Y
                                            0.12
                                                       8.76
                                                               Design : QR_top
                                                               Version: S-2021.06-SP2
U82368/Y
         (X0R2X4)
                                            0.17
                                                       8.93 r
U82367/Y (XNOR2X4)
                                                               Date : Mon May 30 14:22:42 2022
                                            0.21
                                                       9.14
U106677/Y (NAND2X6)
                                            0.15
                                                       9.29
U82375/Y (NAND2X4)
                                            0.15
                                                       9.44
U72381/Y (NOR2X6)
                                           0.08
                                                       9.52 f
9.59 r
U53006/Y
         (NAND2X6)
U66241/Y
         (NAND3X6)
                                            0.08
                                                       9.67
                                                                    slow (File: /cad/CBDK/CBDK_IC_Contest_v2.1/SynopsysDC/
         (XNOR2X4)
U72051/Y
                                            0.17
                                                       9.84 f
                                                               db/slow.db)
U72048/Y (NAND2X6)
                                            0.09
                                                       9.93
U86349/Y (AND2X8)
                                                      10.08
                                            0.15
                                                               Number of ports:
                                                                                                            110
U46819/Y (INVX20)
U108479/Y (NAND2X2)
                                            0.08
                                                       10.16
                                                                                                          72610
                                                               Number of nets:
                                            0.08
                                                      10.24
                                                               Number of cells:
                                                                                                           71870
u6/x_reg_reg[0][16]/D (DFFRX2)
                                            0.00
                                                      10.24
                                                               Number of combinational cells:
                                                                                                          69516
                                                      10.24
data arrival time
                                                               Number of sequential cells:
                                                                                                           2354
                                                               Number of macros/black boxes:
clock clk (rise edge)
                                           10.00
                                                      10.00
                                                               Number of buf/inv:
                                                                                                          11714
                                           0.50
clock network delay (ideal)
                                                      10.50
                                                               Number of references:
                                                                                                            211
                                           -0.10
                                                       10.40
clock uncertainty
u6/x_reg_reg[0][16]/CK (DFFRX2)
                                                       10.40 r
                                                                                                  876438.909793
                                                               Combinational area:
library setup time
                                           -0.16
                                                       10.24
                                                                                                   75189.727320
                                                               Buf/Inv area:
data required time
                                                       10.24
                                                               Noncombinational area:
                                                                                                   80473.732666
                                                               Macro/Black Box area:
                                                                                                       0.000000
                                                       10.24
                                                                                                 7122815.901062
data required time
                                                               Net Interconnect area:
data arrival time
                                                      -10.24
                                                               Total cell area:
                                                                                                  956912.642459
slack (MET)
                                                       0.00
                                                               lotal area:
                                                                                                 8079728.543521
```

圖 12、Timing Report of Synthesis

圖 13、Area Report of Synthesis




圖 14、adder (全加器) Synthesis 結果

```
Simulation Start --
                       Θ,
                            1024,
                                      768,
                                              256,
index
                   0:
                                                      512
                                              256,
512,
                                                      512
256
                   1:
2:
index
                       Θ,
                             768,
                                     1024,
                       0,
                                     1024,
                              768,
index
                       Θ,
                             768,
512,
                                      512,
                                             1024,
                                                      256
index
                                                      256
index
                                      768,
                                             1024,
                   4:
                       Θ,
                       Θ,
                             512,
                                      768,
                                              256,
index
                   5:
                                                     1024
                       Θ,
                                      256,
512,
                                              768,
                   6:
                             512,
                                                     1024
index
                                              768,
                             256,
                                                     1024
index
                               3,
                                                3,
index
                   8:
                   Θ,
                                                           Θ,
pass 1 gold:
                                            -1; ans:
                                   -1,
pass 2 gold:
pass 3 gold:
                   -1,
                                            -1; ans:
                                                                                   - 1
                                    Θ,
                                                                   Θ,
                                                                           Θ,
                   -1,
                            0,
                                             0; ans:
                                                                                    0
                    Θ,
                            Θ,
                                    Θ,
pass 4 gold:
                                            -1; ans:
                                                           Θ,
                                                                   Θ,
                                                                            Θ,
                           -1,
                                    -1,
                   Θ,
                                                           0,
                                                                   -1,
                                                                           -1,
pass 5 gold:
                                         1201; ans:
                                                                                 1201
                            0,
                                                                   Θ,
pass 6 gold:
                                                                       -1186,
                                -1186,
                                                                                 - 455
                                         -455;
                   -1,
                                                ans:
                                                           0,
                                                                        -133,
                   Θ,
                                 -133,
pass 7 gold:
                                          -318; ans:
                                                                                 -318
                1886,
                         1954,
                                 1491,
                                                        1886,
                                                                1954,
                                                                        1491,
                                         1424; ans:
pass 8 gold:
                                                                                 1424
     --Simulation finish all pass-
cycle :
                   60
```

圖 15、pre-sim 結果

U26915/Y (NAND2X4)
U182376/S (ADDFHX4)
U182376/S (ADDFHX4) U126709/Y (OAI21X4) U126708/Y (OAI2B1X4) U126708/Y (OAI2BBIX4) U12708/Y (INVX6) U12708/Y (INVX8) U12708/Y (INVX8) U12708/Y (INVX8) U12708/Y (INVX8) U12708/Y (INVX8) U12708/Y (INVXX8) U12708/Y (INV
U126709/Y (0A121X4) U12670
U182523/C0 (ADDFHX4)
U185956/C0 (ADDFHX4)
U18979/ (NOR2X8) U18979/ (NOR2X8) U18979/ (NOR2X8) U189696/S (ADDFHX4) U1917055/Y (XOR2X4) U117055/Y (XOR2X4) U11705/Y (XOR2X4) U11705/Y (XOR2X4) U11705/Y (XOR2X4) U11705/Y (XOR2X8) U11
U1597/Y (INVX6)
U188506/S (ADDFHX4)
U117055/Y (XOR2X4)
U131532/Y (XOR2X4)
U121185/Y (NOR2X8) 0.14 30.20 r slow.db) U120973/Y (NOR2X8) 0.10 30.30 f
U129973/Y (NORXX8) 0.10 30.30 f
1747/Y (NAND2X4) 0.10 30.40 r Number of ports:
U117659/Y (NAND3X8) 0.15 30.55 f Number of nets: 232707
UBS675/Y (NAND2X6) 0.67 36.77 Number of cells: 195604
U118431/Y (NAND3X6) 0.08 30.85 f Number of combinational cells: 194937
U118430/Y (XOR2X4) 0.13 30.98 f Number of sequential cells: 667
U121030/Y (0AI21X4) 0.13 31.11 r Number of macros/black boxes: 0
u6/y_reg_reg[0][16]/D (DFFRX2) 0.00 31.11 r Number of buf/inv: 34999
data arrival time 31.11 Number of references: 193
Number of references: 133
clock clk (rise edge) 10.00 10.00
clock network delay (ideal) 0.50 10.50 Combinational area: 4088396.689525
clock uncertainty -0.10 10.40 Buf/Inv area: 235619.487273
u6/y_reg_reg[0][16]/CK (DFFRX2) 0.00 10.40 r Noncombinational area: 25980.403927
library setup time -0.17 10.23 Macro/Black Boy area: 0.000000
data required time
data required time 10.23
data arrival time -31.11 Total cell area: 4114377.093452
lotal area: 2428/1/1.386146
slack (VIOLATED) -20.88

圖 16、每個 Cycle 12 次迭代之 Timing

圖 17、每個 Cycle 12 次迭代之 Area