# PRESENTATION ON 8-BIT MIPS PROCESSOR

GROUP - A05

ASHNA JAIN (201501008)

CHARMI CHOKSHI (201501021)

MANASI DUBEY (201501051)

#### DEFINITION OF OUR MICROPROCESSOR

8-BIT RISC BASED SINGLE CORE PIPELINED
 MICROPROCESSOR WHICH CAN BE USED TO PERFORM
 VARIOUS ARITHMATIC AND LOGICAL OPERATIONS.



- TO RELATE THE THEORY AND PRACTICAL ASPECTS OF COMPUTER ORGANISATION.
- TO UNDERSTAND THE CONCEPTS OF MICROPROCESSOR WITHOUT INTERLOCKED PIPELINED STAGES(MIPS).
- WILLINGNESS TO CREATE A MICRO-PROCESSOR.
- PRACTICAL KNOWLEDGE REGARDING MIPS AND 8085.

#### **SPECIFICATIONS**

- BIT 8
- INSTRUCTIONS 28
- REGISTERS 32
- ADDRESS BIT 8
- FREQUENCY 1MHZ
- INSTRUCTION SET ARCHITECTURE RISC
- ADDRESSING MODE DIRECT, REGISTER DIRECT, IMMEDIATE DIRECT
- INSTRUCTION FORMAT I TYPE, R TYPE, J TYPE

#### SPECIFICATIONS CONTINUED...

#### INSTRUCTION FORMATS:

- R TYPE

Op_dec (5 bits)	Rw (5 bits)	Rb(5 bits)	Ra(5 bits)
-----------------	-------------	------------	------------

- I TYPE

Op_dec(5 bits)	Rw(5 bits)	Rb(5 bits)	Immediate(5 bits)
----------------	------------	------------	-------------------

- J TYPE

Op\_dec(5 bits)

Jump\_address(15bits)

#### SPECIFICATIONS CONTINUED....

- CPI -
  - FOR VERY LARGE NUMBER OF INSTRUCTIONS 1
  - FOR OUR ADDITION PROGRAM 1
  - FOR OUR MULTIPLICATION PROGRAM 1.538
- SPEED-UP FACTOR 5
- NUMBER OF PINS
  - INPUT 11
  - OUTPUT 8
- CLOCK PERIOD 1000 NANO SECOND

## BLOCK DIAGRAM OF MICROPROCESSOR


THE BLOCK DIAGRAM INCLUDES VARIOUS BLOCKS OR PARTS OF MICRO-PROCESSOR WHICH PERFORMS THEIR SPECIFIC JOBS. THESE BLOCKS ARE-

JUMP CONTROL BLOCK, STALL CONTROL BLOCK, PROGRAM COUNTER, REGISTER BANK, DEPENDENCY CHECK BLOCK, DATA MEMORY, WRITE BACK AND EXECUTION BLOCK.

CLICK HERE FOR THE BLOCK
DIAGRAM


Link for the online diagram:

https://www.gliffy.com/go/share/image/snnodv6gfuwj9gk4egpr.png?utm\_mediu m=live-embed&utm\_source=googleapps



RISC BASED 8 BIT SINGLE CORE MICROPROCESSOR

#### **OUTPUT OF ADDITION(POST-ROUTE)**



## OUTPUT OF MULTIPLICATION (POST-ROUTE)

																38	.5076	592 us	
Name	Value		5 us		10 us		15 us		20 us		25 us		30 us		35 us		4	0 us	.  45
▶ 🕌 ins[19:0]	688259	<b>≋</b> X X	. χ χ.	101	5813 X	.   101	5813 🛚	101	5813 X.	X X 101	5813 /	X X 101	813 🛚	X X 101	813 / >	()		557056	
▶ <b>■</b> A[7:0]	48	0 X	<b>0</b> X <b>0</b> X	0 X 0 X 6 X	0 ¥ 5	0(8∉ 5	X 4	Ø(16)/ 4	<b>X</b> 3	<b>2240</b> 3	2 2	√32 <b>0</b> 2	(1	0400 1	Ø 0	48 4	Xt	4	
▶ <b>■</b> B[7:0]	0	0 \8@	6 ¥ 0 X	40(89(1)	5	<b>6891</b>	5 <del>X</del> 4	0(89(15	4 Ø 3	28911	3 / 2	8910	2)(1	Ø891X	0	48	B@(	4	
surrent_address[7:0]	10	3(2)(3)	4 X 5 X	6 × 7 ×	\$ <del>,</del> ₹€	7×	5 ¥	6 × 7 ×	\$ ¥(	5 \ 7 \	<b>5</b> ∯6	X7X	<b>¥</b> 6	X7X 7	9(8)(9)	(10)		10	
	0	<b>0</b> X	8 X 6 X	0 4 0 8 7	5	0(16)⟨	4	0249	3	<b>g</b> 32)(	2	Ø409(	1	Ø48 X	0		Xt	4	
mux_ans_dm[7:0]	0	0	X8 X	6 ¥ 0 × 4 Ø	8 9	5 ¥	150	4 )	24)(	3 @3	32 🛚	2 0(4	99	1 0/4	вχ	0		<b>√16 √</b> 4	
	0	0	$\perp$ X	8   6   20	4 Ø 8 ¥	5	X16 X	4	6242	3	<b>¥32</b> X	2	<b>6</b> (400	1	X48X	0		<b>∑16</b> ∑	4
data_out[7:0]	48								0									48	
data_in[7:0]	0									0									
₩ clk	1	ПП					TU						ΠП			$\Box\Box$	Л		
🔚 interrupt	0																		
🔚 reset	1																		



- HAS MORE NUMBER OF REGISTERS THAN 8085, SO IT CAN STORE MORE DATA.
- OUR PROCESSOR IS PIPELINED.
- AS OUR PROCESSOR IS RISC BASED SO IT IS FASTER THAN 8085.

## DISADVANTAGES OF OUR MICROPROCESSOR

- CLOCK PERIOD OF OUR MICROPROCESSOR IS MORE AS COMPARED TO 8085.
- OUR PROCESSOR CAN NOT COMMUNICATE WITH THE EXTERNAL WORLD.
- OUR PROCESSOR HAS LESS NUMBER OF PINS AS COMPARED TO 8085.
- AS DATA MEMORY AND PROGRAM MEMORY ARE SEPARATE IN OUR PROCESSOR IT TAKES MORE TIME TO EXECUTE A INSTRUCTION AS COMPARED TO 8085 WHICH HAS COMBINED MEMORY.
- OUR PROCESSOR HAS LESS NUMBER OF INSTRUCTIONS AS COMPARED TO 8085.

#### COMPARISON OF OUR DESIGN WITH 8085

8085	Processor
<ul><li>8 bit data bus</li></ul>	8 bit data bus
■ frequency : 3-6 Mhz	■ 1 Mhz
■ Semi - CISC	■ RISC
■ Non-pipelined	■ Pipelined
■ 6 Registers	■ 32 Registers
■ 16 bit address line	■ 20 bit address line
■ 80 instructions	■ 28 instructions
Accumulator: 8 bit	Accumulator: not present
■Architecture : Neumann	■Architecture : Harvard

## CHALLENGES FACED DURING DESIGN AND IMPLEMENTATION

- REMOVING THE IF...ELSE BLOCKS FROM WHOLE CODE.
- SHOWING THE WARNINGS OF SOME MISSING FILES EVEN
   THOUGH THE FILES WERE PRESENT IN THE PROJECT FOLDER.
- DIFFERENCES BETWEEN THINKING OF GROUP MEMBERS.
- TO UNDERSTAND THE CONCEPT AND LOGIC BEHIND THE DESIGN.
- TO ANALYZE THE OUTPUT OF THE DESIGN.

#### FEEDBACK /SUGGESTIONS

- MANAN SIR AND PARTH SIR WERE VERY HELPFUL TO US IN ALL THE LAB SESSIONS.
- AS AN ENGINEER, WE HAD A GOOD EXPERIENCE TO EXPLORE THE INTERNAL PARTS OF A PROCESSOR.
- IF YOU CAN PLEASE TRY TO DESIGN A CODE WHICH CAN BE DUMPED ON FPGA.
- WE CAN INCLUDE THE INTERRUPT BLOCK SO AS TO TAKE ANY INTERRUPT VALUE.
- OVERALL IT WAS A GOOD EXPERIENCE.

### THANK YOU...©©©