ECE 563 Microprocessor Architecture

ECE 563 Project 3 Cache Simulator

1. Introduction

The objective of this project was to implement a cache simulator that could mimic an L1 cache with a configurable capacity, cache line size, associativity as well as write hit/miss policies. This L1 Cache also used an LRU replacement policy for evictions. During the simulator a respective trace file was read in which contains a series of read and write operations. The students of ECE 563 were also tasked with completion of a matrix multiplication code to generate a respective trace file.

2. Results


2.1. GCC Trace


The following parameters of the cache were tested as shown in Table 1 for the GCC Trace.


Cache Size	Cache Associativity	Block Size	Write Hit/Miss Policy
16KB	1-way	32B	Write-Back/Write-
			Allocate
32KB	2-way	64B	Write-Through/Write-
			No Allocate
64KB	4-way	128B	Write-Back/No-Write-
	•		Allocate
	16-way	256B	Write-Through/Write-
			Allocate


Table 1: Cache Parameters

Shown below is the Cache simulated outputs from the GCC.t trace fille.











2.2. Naïve Matrix Multiplication Trace Generation


The following parameters of the cache were tested as shown in Table 1 for the Naïve Matrix Multiplication Trace. It is important to note that because array c will always be read and then written to, we will never have a write miss. This code is shown in Figure 1.

Figure 1: Naive Matrix Multiplication Code

The results of the cache simulation is shown in the graphs below.









2.3. Cache Friendly Matrix Multiplication Trace


The following parameters of the cache were tested as shown in Table 1 for the Cache Friendly Matrix Multiplication. This code is shown in Figure 2. The result of the simulation is shown in the graphs below with their respective block offsets.

Figure 2: Cache Friendly Matrix Multiplication Code


2.3.1 block_multiply Trace Simulated Cache Parameters with a Block Offset = 4










2.3.2. block_multiply Trace Simulated Cache Parameters with a Block Offset = 8









2.3.3 block multiply Trace Simulated Cache Parameters with a Block Offset = 16







3. Discussion

Some notable conclusions in this project is that associativity and cache size are all inversely proportional to cache miss rate, while cache block size is directly proportional. For example, as cache associativity increases then the cache miss rate decreases.

Regarding the naïve cache matrix implementation one can see that the 2-way to 32-way associativity cache miss rate is almost always the same, because most of the time we will only have two variables a and b being used in the cache lines. Therefore, increasing associativity offers no beneficial results.

The cache friendly implementation is better than that of the naïve implementation because it ensures that the variables that are put into the cache are fully used prior to them being evicted. This is ensured by the lower 3 loops. In the naïve code implementation, we might evict cache blocks before they are utilized. We also notice that the cache miss rate is at a minimum when the block offset is set to 16 which is the Block Size 64/4.

4. Conclusion

In conclusion, the cache simulator worked as expected and lets us see the results of varying different cache parameters such as associativity, cache size, cache block size, and cache hit/miss policies.