#### ECE 563 Microprocessor Architecture

# ECE 563 Project 2-Cycle-Accurate Simulator of a Dynamically Scheduled Processor Implementing Tomasulo Algorithm with Reorder Buffer

### 1. Objective

The objective of this project is to implement a dynamically scheduled processor using Tomasulo's algorithm with a reorder buffer. This processor consists of 4 stages, issue, execute, write result, and commit. Issue checks for structural hazards such as not having a free reservation station or respective load-store buffer, as well as renaming register if necessary. Before entering the execution stage one monitors the CDB(Common Data Bus) and checks if the operands are available. Execute performs the operations necessary whether it be computing the address for a LOAD or STORE, Arithmetic Floating and Integer Operations such as ADD, MULT, and SUB. Write result broadcasts this value to the appropriate reorder buffer value entry, thusly freeing a reservation station. The commit stage then writes the appropriate value to the register or memory from the reorder buffer. This processor also contains reservation stages to be processed by each of the respective functional units whether it be adder, multiplier.

#### 2. Data Structures

### 2.1. Reorder Buffer

The reorder buffer was done using a circular FIFO implementation. This circular FIFO implementation contains the instruction, ready bit, misprediction bit, destination, value, and memory latency. This is shown in Figure 1.

```
struct reorder buf t{
       dynamic instruct pointer
                                     dyn instruction p
       bool
                                     ready
       bool
                                     miss prediction
224
                                     dest
       uns igned
       uns igned
                                     value
226
                                     mem latency
227
       uns igned
228
```

Figure 1: Reorder Buffer Data Structure

#### 2.2. Register Files

The register files were implemented using a structure of fp\_file\_t and int\_file\_t which contain a unsigned value to hold the value written to the register file, busy to check if the register is being written to, and tag corresponding to the entry number in the reorder buffer.

```
//Integer General-Purpose Registers
struct int fileT{
                   value;
   int
   int
                   busy;
   int
                   tag;
};
//Floating-Point General-Purpose Registers
struct fp_fileT{
                   value;
   float
   int
                   busy;
   int
                   tag;
```

Figure 2: Register File Data Structures

### 2.3. Reservation Stations/Load Buffers

The reservation stations and load buffers were implemented. This is shown in Figure 3.

```
//Reservation Station Data Structure
struct reservation_station_t{
   dynamic_instruct_pointer
                                dyn_instruction_p
   uns igned
   bool
                                 vj_ready
   uns igned
   bool
                                vk_ready
   uns igned
                                qj
qk
   uns igned
   uns igned
                                 tag_res_stat
                                 addr
   uns igned
                                 id
   int
   bool
                                pushed 2 exec
```

Figure 3: Reservation Station Data Structure

### 3. Salient Aspects of Code

### 3.1. Register Renaming

Shown below in Figure 4 is the function for register renaming as well as receiving values from the reorder buffer from previous instructions.

```
unsigned sim_ooo::register_rename(unsigned reg, bool is_floating, unsigned& tag, bool& ready){
   unsigned value
                             = UNDEFINED;
                             = true;
= UNDEFINED;
   ready
   tag
   if(register_busy_check(reg, is_floating)) {
                                                = get_reg_tag(reg, is_floating);
= rob.peekIndex(tag);
      tag
      reorder_buf_t* rob_pointer if(rob_pointer->ready){
          value
                             = rob_pointer->value;
                              = UNDEFINED;
          tag
      else{
          ready
   else{
      Value
                              = read_register(reg, is_floating);
   return value;
```

Figure 4: Register Rename Function

## 3.2. Conflicting Store

This function is used to find a conflicting store before a load. This checks if its conflicts by checking if the address is the same address as the load instruction, therefore producing a conflict.

#### 4. Self-Grading

Test Case	Points	Comment
Test Case 1	5	Test Case Log and Reference Output Fully Match
Test Case 2	5	Test Case Log and Reference Output Fully Match
Test Case 3	5	Test Case Log and Reference Output Fully Match
Test Case 4	5	Test Case Log and Reference Output Fully Match
Test Case 5	5	Test Case Log and Reference Output Fully Match
Test Case 6	5	Test Case Log and Reference Output Fully Match
Test Case 7	5	Test Case Log and Reference Output Fully Match
Test Case 8	5	Test Case Log and Reference Output Fully Match
Test Case 9	5	Test Case Log and Reference Output Fully Match
Test Case 10	5	Test Case Log and Reference Output Fully Match

## 5. Conclusion

In conclusion, all testcases match and the Cycle-Accurate Simulator of a Dynamically Scheduled Processor was implemented correctly using Tomasulo algorithm.

## 6. Makefile Additions

std=c++11 was added in the makefile.